gzzyyxh / QuafuLinks
A small SoC with a pipeline 32-bit RISC-V CPU.
☆65Updated 3 years ago
Alternatives and similar repositories for Quafu
Users that are interested in Quafu are comparing it to the libraries listed below
Sorting:
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆86Updated 3 months ago
- ☆64Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- ☆18Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆74Updated 3 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- ☆36Updated 6 years ago
- ☆43Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆66Updated 11 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆148Updated 6 years ago
- ☆67Updated 5 months ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆37Updated 2 weeks ago
- ☆68Updated 2 years ago
- ☆22Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year