A small SoC with a pipeline 32-bit RISC-V CPU.
☆67Jun 1, 2022Updated 3 years ago
Alternatives and similar repositories for Quafu
Users that are interested in Quafu are comparing it to the libraries listed below
Sorting:
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆46Nov 8, 2023Updated 2 years ago
- ☆13Oct 26, 2022Updated 3 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- 遵循GPL-2.0规则，将phoenix kernel部分开源☆13Sep 15, 2022Updated 3 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆47Mar 3, 2024Updated 2 years ago
- A simple OS running on RISC-V for education☆22May 12, 2023Updated 2 years ago
- a compiler for CSC-Compiler-2022☆13Aug 22, 2022Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 3 months ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated 11 months ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆37Nov 11, 2018Updated 7 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 13 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 2 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Minimal implementation of Raybox HDL ray caster concept☆26Nov 24, 2025Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆121Dec 17, 2023Updated 2 years ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Open IP in Hardware Description Language.☆30Sep 4, 2023Updated 2 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆15Oct 16, 2025Updated 5 months ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 4 years ago