A small SoC with a pipeline 32-bit RISC-V CPU.
☆66Jun 1, 2022Updated 4 years ago
Alternatives and similar repositories for Quafu
Users that are interested in Quafu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated 11 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆47Nov 8, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆13Oct 26, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- 遵循GPL-2.0规则，将phoenix kernel部分开 源☆13Sep 15, 2022Updated 3 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- 这是武汉大学WHU 计算机组成 与设计 RISC-V CPU 流水线设计，包括Modelsim仿真测试，vivado下FPGA(NEXYS A7)测试。☆32May 21, 2024Updated 2 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Aug 1, 2026Updated last week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 11 months ago
- ☆44Oct 21, 2025Updated 9 months ago
- ☆37Nov 11, 2018Updated 7 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 14 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18May 31, 2022Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆51Mar 3, 2024Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 2 weeks ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- The screen-oriented text editor for RT-Thread.☆16Apr 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆137Aug 27, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 3 years ago
- Minimal implementation of Raybox HDL ray caster concept☆28Jul 14, 2026Updated 3 weeks ago
- ☆29Aug 10, 2025Updated last year
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 3 months ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 5 years ago