A small SoC with a pipeline 32-bit RISC-V CPU.
☆66Jun 1, 2022Updated 4 years ago
Alternatives and similar repositories for Quafu
Users that are interested in Quafu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 4 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆47Nov 8, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Oct 26, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- 遵循GPL-2.0规则，将phoenix kernel部分开源☆13Sep 15, 2022Updated 4 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- a compiler for CSC-Compiler-2022☆13Aug 22, 2022Updated 4 years ago
- 这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计，包括Modelsim仿真测试，vivado下FPGA(NEXYS A7)测试。☆32May 21, 2024Updated 2 years ago
- A simple OS running on RISC-V for education☆22May 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- RISC-V CSR Access Routines☆16Dec 27, 2022Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 9 months ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated last month
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- ☆46Oct 21, 2025Updated 11 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆37Nov 11, 2018Updated 7 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 14 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- ☆18May 31, 2022Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆53Mar 3, 2024Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆23Nov 21, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- The screen-oriented text editor for RT-Thread.☆16Apr 20, 2024Updated 2 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆141Aug 27, 2024Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year