jungle-elec / FireAntLinks
"Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered version - ready to go with a PC and no extra components. Breadboard friendly to allow quick application with sensors, peripherals or other interfaces For hobbyist, students learning digital design or manufacturers pr…
☆24Updated 5 years ago
Alternatives and similar repositories for FireAnt
Users that are interested in FireAnt are comparing it to the libraries listed below
Sorting:
- Bonfire SoC running on FireAnt FPGA Board☆12Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆20Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- AVR Core☆12Updated 10 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- UPduino☆27Updated 5 years ago