mbaykenar / mpw7_yonga_socLinks
Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
☆17Updated 2 years ago
Alternatives and similar repositories for mpw7_yonga_soc
Users that are interested in mpw7_yonga_soc are comparing it to the libraries listed below
Sorting:
- 64-bit RISC-V processor☆16Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated last week
- Basic RISC-V Test SoC☆132Updated 6 years ago
- ☆94Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆94Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆63Updated 3 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- A demo system for Ibex including debug support and some peripherals☆72Updated 2 weeks ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆34Updated 2 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated this week
- Lecture about FIR filter on an FPGA☆12Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- ☆12Updated 2 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆151Updated 11 months ago