mbaykenar / mpw7_yonga_soc
Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
☆15Updated last year
Related projects: ⓘ
- 64-bit RISC-V processor☆11Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆12Updated 10 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆19Updated last year
- Basic RISC-V Test SoC☆102Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆68Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆59Updated 9 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆102Updated last month
- SystemVerilog Tutorial☆111Updated 9 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆92Updated this week
- Lecture about FIR filter on an FPGA☆12Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆29Updated last month
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆32Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆55Updated last year
- ☆14Updated last week
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆15Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆49Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆75Updated 4 months ago
- Pipelined RISC-V RV32I Core in Verilog☆35Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆39Updated 8 years ago
- An open-source HDL register code generator fast enough to run in real time.☆29Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆128Updated last year
- ☆73Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆31Updated 2 years ago
- Many peripherals in Verilog ready to use☆24Updated this week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- Verilog implementation of a RISC-V core☆101Updated 5 years ago
- KASIRGA-GUN | RV32IMCX☆12Updated last month
- Arduino compatible Risc-V Based SOC☆132Updated 2 months ago
- Pygmy is a tiny RISC-V programmable microcontroller for embedded/FPGA applications designed entirely in Verilog HDL☆13Updated this week