Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
☆22Nov 21, 2022Updated 3 years ago
Alternatives and similar repositories for mpw7_yonga_soc
Users that are interested in mpw7_yonga_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆19Jun 20, 2023Updated 2 years ago
- Raspberry Pi CAN extension board☆14Sep 24, 2023Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 6 months ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Jul 24, 2025Updated 10 months ago
- FPGA简单入门☆12Nov 17, 2020Updated 5 years ago
- Play for Windows☆67Apr 14, 2023Updated 3 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- courses to learn VHDL☆17Mar 14, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆12Jul 26, 2020Updated 5 years ago
- Resources & Notes for learning Norwegian Language☆25Aug 26, 2025Updated 9 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- Dump/Steal and decrypt Google Chrome passwords (Windows)☆20Jun 16, 2021Updated 5 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- verilog modules☆15May 4, 2020Updated 6 years ago
- Package demo for ROS navigation in Gazebo usingo Pioneer 3AT.☆22May 8, 2020Updated 6 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Li-Ion battery test bench monitor with web user interface over TCP/IP connection.☆24Aug 5, 2019Updated 6 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- Find mDNS Terminal with Android☆13Feb 5, 2023Updated 3 years ago
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- Certificate expiration checker for platforms☆12May 31, 2026Updated 2 weeks ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- ☆29May 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆40Mar 18, 2023Updated 3 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆214Jun 5, 2021Updated 5 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Implementation of Histogram Equalization, Logarithmic Mapping, Image Rotation, Gaussian Averaging Filter and Median Filter. Histogram eq…☆17Sep 20, 2016Updated 9 years ago
- Stuff i found out abt Tweaking Windows. May include fixes for ur problems☆13Jun 3, 2022Updated 4 years ago
- PCB template ESP32 S3 with circuit schematic and KiCad project files☆20Nov 30, 2023Updated 2 years ago
- MangoPI MQ-Quad board Linux (Allwinner H616)☆12Apr 6, 2023Updated 3 years ago