Alternatives and similar repositories for riscv-csr-access

Users that are interested in riscv-csr-access are comparing it to the libraries listed below

• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• riscv / riscv-test-env
  ☆50Updated last month
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆71Updated last year
• riscvarchive / riscv-CMOs
  ☆89Updated 2 months ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆98Updated last year
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆45Updated 9 months ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆55Updated 7 months ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆29Updated last week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆91Updated 3 weeks ago
• RoaLogic / plic
  Platform Level Interrupt Controller
  ☆43Updated last year
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆122Updated 3 months ago
• verilator / example-systemverilog
  ☆40Updated last year
• riscv / riscv-aia
  ☆96Updated 2 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆106Updated last month
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 6 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆59Updated last week
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆70Updated 2 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 3 months ago
• rdiez / jtag_dpi
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Updated 13 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆72Updated 5 years ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆37Updated last year
• agra-uni-bremen / microrv32
  SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
  ☆50Updated last year
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• lowRISC / rocket
  ☆32Updated 8 years ago
• ucam-comparch / clarvi
  Clarvi simple RISC-V processor for teaching
  ☆58Updated 8 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆53Updated 10 months ago
• librecores / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆67Updated 6 years ago
• rdiez / uart_dpi
  DPI module for UART-based console interaction with Verilator simulations
  ☆25Updated 13 years ago