Alternatives and similar repositories for proj6-user-level-interrupt

Users that are interested in proj6-user-level-interrupt are comparing it to the libraries listed below

• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 5 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• oscomp / proj47-tee-os
  面向可信执行环境的OS。
  ☆12Updated 7 months ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 3 years ago
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆36Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• efeslab / eecs582
  Course website for Advanced Operating Systems
  ☆13Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• chyyuu / thoughts
  ☆42Updated 2 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆58Updated 2 years ago
• Jiacheng / honeycomb-osdi23-ae
  ☆16Updated 2 years ago
• yukiiiteru / DailySchedule_2020
  OS Tutorial Summer of Code 2020
  ☆19Updated 3 years ago
• HUST-OS / design-pattern-notes
  各类内核的设计思路
  ☆19Updated 4 years ago
• fxlin / os-course
  A fun OS course
  ☆19Updated 4 years ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆20Updated 5 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆21Updated 3 years ago
• eunomia-bpf / bpf-benchmark
  Userspace eBPF Runtime Benchmarking Test Suite and Results
  ☆17Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• glarer / UserspaceBypass
  ☆58Updated last year
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated 2 years ago
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• miaochenlu / arch_sec_papers
  ☆16Updated 8 months ago
• pku-minic / first-step
  Take your first step in writing a compiler.
  ☆29Updated 4 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago