lromor / fpga-assemblerLinks
Generate bitstream from FPGA assembly.
☆17Updated 2 months ago
Alternatives and similar repositories for fpga-assembler
Users that are interested in fpga-assembler are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated 2 weeks ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- An FPGA reverse engineering and documentation project☆47Updated last week
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 3 weeks ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆42Updated 2 months ago
- ☆22Updated 3 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆25Updated last month
- ☆39Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Exploring gate level simulation☆58Updated 2 months ago
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- ☆69Updated 10 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- ☆19Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated this week
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Yet Another VHDL tool☆31Updated 8 years ago
- ☆79Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago