lromor / fpga-assemblerLinks
Generate bitstream from FPGA assembly.
☆23Updated last month
Alternatives and similar repositories for fpga-assembler
Users that are interested in fpga-assembler are comparing it to the libraries listed below
Sorting:
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆49Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 4 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Exploring gate level simulation☆58Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- CoreScore☆159Updated 6 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 4 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- Virtual Development Board☆60Updated 3 years ago
- PCIe analyzer experiments☆58Updated 5 years ago
- An FPGA reverse engineering and documentation project☆50Updated last week
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Small footprint and configurable SPI core☆42Updated last month
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- ☆23Updated 3 years ago
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year