Generate bitstream from FPGA assembly.
☆27Feb 23, 2026Updated last month
Alternatives and similar repositories for fpga-assembler
Users that are interested in fpga-assembler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated last week
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Bazel Extension for downloading and extracting Debian/Ubuntu packages.☆16Jan 13, 2026Updated 2 months ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Mar 15, 2026Updated last week
- An open-source phrasebook to address the language needs of refugees☆11Nov 11, 2015Updated 10 years ago
- Phase Noise Analyzer (pna_qt) - A C++/Qt desktop application for visualizing and analyzing phase noise data from CSV files. Features inte…☆24May 24, 2025Updated 9 months ago
- ☆16Jul 10, 2020Updated 5 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 9 months ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Altera USB-Blaster-compatible programmer on Raspberry Pi Pico☆28Nov 3, 2024Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆70Apr 27, 2025Updated 10 months ago
- ☆15Oct 2, 2023Updated 2 years ago
- LAPACK source of choice☆14Oct 6, 2025Updated 5 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 2 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 12, 2026Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Mar 13, 2026Updated last week
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Tree style (files) explorer for p9p acme.☆10Feb 6, 2023Updated 3 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- KiCad-focused Power Delivery Network Simulator (2.5D FEM Laplace's Equation Solver)☆18Feb 22, 2026Updated last month
- Making a complete KiCad Project from the Hackaday Supercon 2023 Vectorscope Badge☆17Nov 10, 2023Updated 2 years ago
- Bazel build rules for GNU M4☆18Apr 23, 2025Updated 11 months ago
- ☆23Mar 5, 2026Updated 2 weeks ago
- ☆12Jul 25, 2021Updated 4 years ago
- ☆37Updated this week
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆14Jun 13, 2025Updated 9 months ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 5 months ago
- My notes for DDR3 SDRAM controller☆44Feb 23, 2023Updated 3 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- an open database of human head models and companion optode locations for realistic Monte Carlo photon simulations☆15Nov 19, 2025Updated 4 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- Small CLI tool to login AWS accounts using SSO.☆15Sep 12, 2025Updated 6 months ago
- Kiri Docker project to run Kiri Revision Inspector inside a Docker container☆17Apr 7, 2025Updated 11 months ago