Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
☆88Sep 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for cocotb-vivado
Users that are interested in cocotb-vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- ☆30Jul 25, 2026Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- Coverview☆36Oct 5, 2026Updated 2 weeks ago
- Unit testing for cocotb☆177Oct 17, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10May 27, 2026Updated 4 months ago
- A Python to VHDL compiler☆18Apr 28, 2025Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 14, 2026Updated last week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆134Updated this week
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 7 months ago
- Open Logic FPGA Standard Library☆1,029Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Oct 17, 2026Updated last week
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UVM written in Python☆571Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆23Nov 9, 2021Updated 4 years ago
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆80Updated this week
- cocotb: Python-based chip (RTL) verification☆2,552Updated this week
- I2C models for cocotb☆50Aug 24, 2026Updated 2 months ago
- A flexible and scalable development platform for modern FPGA projects.☆48Oct 19, 2026Updated last week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- High-throughput, in-kernel network packet classification using machine learning (Proof-of-Concept)☆15Aug 11, 2025Updated last year
- ☆18Jun 22, 2026Updated 4 months ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago