A simple Emacs minor mode for VUnit
☆12Jul 14, 2025Updated 8 months ago
Alternatives and similar repositories for vunit-mode
Users that are interested in vunit-mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL Extensions for Emacs☆37Nov 18, 2025Updated 4 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Emacs Verilog Tree-sitter Major-mode☆12Feb 25, 2026Updated last month
- `fd` and `rg` together in Emacs with consult☆24Jan 17, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VHDL related news.☆27Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Verilog Extensions for Emacs☆64Feb 25, 2026Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated 3 weeks ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Manage SSH tunnels from Emacs☆28Dec 18, 2023Updated 2 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- VUnit GitHub action☆19May 23, 2021Updated 4 years ago
- labs and exercises for EECE.6540 Heterogeneous Computing at UMass Lowell☆13Jun 13, 2023Updated 2 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆12Nov 19, 2018Updated 7 years ago
- DE10-Nano FPGA Configuration from Linux. Software to configure the FPGA portion of the Cyclone V SoC.☆23Jun 4, 2019Updated 6 years ago
- My emacs configuration (redux)☆17Feb 9, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Jekyll template that uses Simple.css and no plugins☆12May 7, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Command line language server protocol client (LSPC)☆11Jul 31, 2018Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- How to render a SwiftUI view on a Scene Kit plane☆12Dec 29, 2020Updated 5 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- VHDL model of TMS5220 voice synthesizer processor☆25Mar 27, 2023Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Language server based on ghdl☆103May 14, 2025Updated 10 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Build and Train Neural Networks in Emacs Lisp☆14May 22, 2024Updated last year
- Regression test system for Emacs font-lock keywords☆33Sep 28, 2017Updated 8 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 5 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 7 months ago