embed-me / vunit-mode

Related projects ⓘ

Alternatives and complementary repositories for vunit-mode

• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆10Updated 2 months ago
• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆30Updated last month
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆58Updated last month
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆23Updated 6 months ago
• VHDL / news
  VHDL related news.
  ☆24Updated this week
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 8 months ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆30Updated 11 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 4 years ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆40Updated 10 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆41Updated 2 years ago
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆25Updated 8 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆27Updated 7 months ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆24Updated 4 months ago
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 6 years ago
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆16Updated 7 months ago
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆29Updated this week
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated last year
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 7 years ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆50Updated 2 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated this week
• OSVVM / Documentation
  OSVVM Documentation
  ☆30Updated last month
• alexforencich / cocotbext-uart
  UART models for cocotb
  ☆23Updated last year
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆54Updated 3 years ago
• CESNET / ofm
  Open FPGA Modules
  ☆23Updated last month