Alternatives and similar repositories for vunit-mode:

Users that are interested in vunit-mode are comparing it to the libraries listed below

• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆11Updated 2 weeks ago
• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆34Updated 2 weeks ago
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆62Updated 2 weeks ago
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated 2 weeks ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• VHDL / news
  VHDL related news.
  ☆25Updated this week
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated last year
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆25Updated 11 months ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆45Updated last year
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…
  ☆24Updated 3 weeks ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 2 months ago
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 5 years ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆30Updated 2 months ago
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆28Updated last year
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆23Updated 5 years ago
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated last year
• miree / gvi
  GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.
  ☆11Updated 2 months ago
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆31Updated 2 weeks ago
• CESNET / ofm
  Open FPGA Modules
  ☆23Updated 5 months ago
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 8 years ago
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆53Updated last month
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆55Updated 4 years ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 12 years ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆27Updated 2 months ago
• amiq-consulting / amiq_blog
  Code snippets from articles published on www.amiq.com/consulting/blog
  ☆35Updated 9 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆44Updated 2 years ago