Alternatives and similar repositories for vunit-mode:

Users that are interested in vunit-mode are comparing it to the libraries listed below

• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆10Updated last week
• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆31Updated last week
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆58Updated last week
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆21Updated 3 weeks ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆24Updated 8 months ago
• VHDL / news
  VHDL related news.
  ☆25Updated this week
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 4 years ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 10 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆64Updated last year
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 12 years ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆26Updated this week
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆27Updated 9 months ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆51Updated 3 months ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated last year
• OSVVM / Documentation
  OSVVM Documentation
  ☆32Updated last month
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆43Updated last year
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 10 months ago
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆26Updated 10 months ago
• CESNET / ofm
  Open FPGA Modules
  ☆23Updated 3 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated last month
• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated last year
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆41Updated 2 years ago
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 7 years ago
• CESNET / sphinx-vhdl
  ☆21Updated 5 months ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 2 years ago
• hVHDL / hVHDL_fixed_point
  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …
  ☆22Updated this week
• suoto / fpga_cores
  ☆32Updated last year
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, and the plugins ghdl-yosys-plugin and yosys-slang.
  ☆17Updated this week