A simple Emacs minor mode for VUnit
☆12Jul 14, 2025Updated last year
Alternatives and similar repositories for vunit-mode
Users that are interested in vunit-mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL Extensions for Emacs☆37Oct 20, 2026Updated last week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- Emacs Verilog Tree-sitter Major-mode☆12Oct 21, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL related news.☆27Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Verilog Extensions for Emacs☆67Oct 21, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆79Jul 14, 2026Updated 3 months ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- `fd` and `rg` together in Emacs with consult☆28Jul 31, 2026Updated 2 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- DE10-Nano FPGA Configuration from Linux. Software to configure the FPGA portion of the Cyclone V SoC.☆24Jun 4, 2019Updated 7 years ago
- Manage SSH tunnels from Emacs☆27Dec 18, 2023Updated 2 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- VUnit GitHub action☆19May 23, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- My emacs configuration (redux)☆18Oct 14, 2026Updated 2 weeks ago
- How to render a SwiftUI view on a Scene Kit plane☆12Dec 29, 2020Updated 5 years ago
- labs and exercises for EECE.6540 Heterogeneous Computing at UMass Lowell☆13Jun 13, 2023Updated 3 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- VHDL model of TMS5220 voice synthesizer processor☆26Mar 27, 2023Updated 3 years ago
- Regression test system for Emacs font-lock keywords☆33Sep 28, 2017Updated 9 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆12Oct 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- Language server based on ghdl☆105Aug 1, 2026Updated 2 months ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- ☆33Jul 15, 2026Updated 3 months ago