A simple Emacs minor mode for VUnit
☆12Jul 14, 2025Updated 7 months ago
Alternatives and similar repositories for vunit-mode
Users that are interested in vunit-mode are comparing it to the libraries listed below
Sorting:
- VHDL Extensions for Emacs☆36Nov 18, 2025Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- `fd` and `rg` together in Emacs with consult☆24Jan 17, 2026Updated last month
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Emacs Verilog Tree-sitter Major-mode☆11Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- VHDL related news.☆27Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Verilog Extensions for Emacs☆62Feb 21, 2026Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- How to render a SwiftUI view on a Scene Kit plane☆12Dec 29, 2020Updated 5 years ago
- A Jekyll template that uses Simple.css and no plugins☆12May 7, 2024Updated last year
- Build and Train Neural Networks in Emacs Lisp☆14May 22, 2024Updated last year
- Handheld Battery AC and Time Domain characterization tool on Attiny series 2☆14Jan 15, 2024Updated 2 years ago
- 🧏 Detection of the alphabets in American Sign Language (ASL).☆11Jun 14, 2021Updated 4 years ago
- Graphical 2048 implementation for Emacs☆13Apr 29, 2020Updated 5 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 6 months ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆11Sep 6, 2025Updated 5 months ago
- Kernel Module that implements Paxos protocol☆12Oct 23, 2020Updated 5 years ago
- Command line language server protocol client (LSPC)☆11Jul 31, 2018Updated 7 years ago
- Examples of transmitting computer data over radio waves☆12Dec 11, 2017Updated 8 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Open source digital FPGA based theremin project☆11Jul 13, 2021Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- ☆14Nov 1, 2017Updated 8 years ago
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- A place for new or unstable packages.☆35Feb 18, 2026Updated last week
- An android app to create and control emulations of "Connway's Game of Life"☆10May 22, 2023Updated 2 years ago
- USB CDC Bootloader for STM32 family MCUs.☆14May 13, 2020Updated 5 years ago