Python wrapper for verilator model
☆93Feb 10, 2024Updated 2 years ago
Alternatives and similar repositories for pyverilator
Users that are interested in pyverilator are comparing it to the libraries listed below
Sorting:
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- ☆37Jun 1, 2022Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆56Feb 9, 2024Updated 2 years ago
- WaveDrom compatible python command line☆113Jun 2, 2023Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- A DSL for Systolic Arrays☆83Dec 14, 2018Updated 7 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Nov 11, 2025Updated 3 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- RestFrames: particle physics event analysis library☆10Dec 17, 2020Updated 5 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- ☆43May 26, 2018Updated 7 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago