Python wrapper for verilator model
☆96Feb 10, 2024Updated 2 years ago
Alternatives and similar repositories for pyverilator
Users that are interested in pyverilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,562Updated this week
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Cross EDA Abstraction and Automation☆46Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- A Python to VHDL compiler☆18Apr 28, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆561Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated last week
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆69May 6, 2020Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Equivalence checking with Yosys☆67Oct 27, 2026Updated last week
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- Connectal is a framework for software-driven hardware development.☆181Oct 16, 2023Updated 3 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆471Sep 10, 2026Updated last month
- Unit testing for cocotb☆178Oct 17, 2026Updated 2 weeks ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆396Updated this week
- D3.js and ELK based schematic visualizer☆124May 13, 2026Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆4,059Updated this week
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- ☆37Jun 1, 2022Updated 4 years ago