Python wrapper for verilator model
☆94Feb 10, 2024Updated 2 years ago
Alternatives and similar repositories for pyverilator
Users that are interested in pyverilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated last month
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆53Jan 19, 2021Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- ☆37Jun 1, 2022Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated last year
- Cross EDA Abstraction and Automation☆42Updated this week
- Unit testing for cocotb☆174Apr 18, 2026Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 9 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆223Aug 31, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source AI acceleration on FPGA: from ONNX to RTL☆57Jun 4, 2026Updated 2 months ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,449Updated this week
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆787Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 9 months ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 3 years ago
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,845Updated this week
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago