SoC based on RISC V ISA
☆10Apr 22, 2022Updated 4 years ago
Alternatives and similar repositories for selen
Users that are interested in selen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆11May 27, 2019Updated 7 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Fun with malloc() and free(): PoC implementation, tracing, training deep neural networks☆14May 26, 2017Updated 9 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Libraries and tools for KiCAD EDA suite☆17Dec 5, 2021Updated 4 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- YAMM package repository☆36Updated this week
- CHO is a benchmark suite for OpenCL FPGA Accelerators☆20Jun 18, 2017Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Updated this week
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Forward the UDP packages (like what NAT does) and do a simple Xor operation bytes by bytes.☆11Feb 18, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ideas and eda software for vlsi design☆51Updated this week
- Testbenches for HDL projects☆25Updated this week
- Just A Really Very Impressive Systemverilog UVM Kit☆17Dec 17, 2020Updated 5 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- A small script that triggers the Home Mode of Synology Surveillance Station whenever a choosen device results connected to the same LAN o…☆12Sep 15, 2023Updated 3 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- openHMC - an open source Hybrid Memory Cube Controller☆54Apr 27, 2016Updated 10 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- ☆23Mar 15, 2025Updated last year
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- YosysHQ SVA AXI Properties☆59Feb 7, 2023Updated 3 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago