VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU
☆39Jan 31, 2017Updated 9 years ago
Alternatives and similar repositories for fpga
Users that are interested in fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆15Aug 21, 2022Updated 3 years ago
- Cyclone V FPGA board for UnAmiga project with new addon 6 Buttons Megadrive Joystick☆14Jun 24, 2020Updated 5 years ago
- VHDL model of TMS5220 voice synthesizer processor☆25Mar 27, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- GPL v3 2D/3D graphics engine in verilog☆701Aug 31, 2014Updated 11 years ago
- HDMI decoder and LED matrix controller on a Spartan-6 FPGA☆14Feb 15, 2015Updated 11 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 14 years ago
- A FPGA core for a simple SDRAM controller.☆126Nov 13, 2021Updated 4 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- ☆15Sep 23, 2020Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 11 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Cyclone V FPGA board for UnAmiga project☆11Sep 30, 2023Updated 2 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Open Source Audio DSP Platform☆25May 10, 2014Updated 12 years ago
- A pipelined 68030 softcore in VHDL☆24Nov 25, 2021Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- ☆24Apr 15, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆15Jul 3, 2022Updated 3 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- A ReAgnus MegaAChip PCB that takes a Gowin FPGA with embedded PSRAM, a PLCC-84 plug and FET level shifters.☆30Jan 27, 2025Updated last year
- ☆13Nov 29, 2025Updated 6 months ago
- ☆20Nov 5, 2024Updated last year
- ☆11Sep 20, 2016Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago