It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.
☆20Jan 30, 2020Updated 6 years ago
Alternatives and similar repositories for MAXVY_MIPI_I3C_Basic_Master_Controller_IP
Users that are interested in MAXVY_MIPI_I3C_Basic_Master_Controller_IP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆137May 8, 2020Updated 6 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 4 months ago
- ☆24May 18, 2022Updated 4 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆22Apr 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- I2C controller core☆56Jan 1, 2023Updated 3 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- CMSIS-DAP debug probe based on STM32F042☆10May 19, 2019Updated 7 years ago
- acp was a fork of the vim plugin autocomplpop (2.14.1) - I've switched to a new neovim setup and no longer maintain this☆11Feb 5, 2013Updated 13 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- ☆59Updated this week
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 months ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆35Nov 26, 2019Updated 6 years ago
- ☆14May 1, 2023Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Customized vim and neovim color scheme inspired from lucario with darkblue elements☆11Jun 25, 2018Updated 8 years ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 2 months ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- arduino esp32 tvp5150 cvbs camera project☆15Mar 28, 2022Updated 4 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated 3 weeks ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 4 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- Mobile Display Test & Debug☆16Apr 9, 2023Updated 3 years ago
- ☆15Aug 3, 2021Updated 5 years ago