samy-maxvy / MAXVY_MIPI_I3C_Basic_Master_Controller_IPLinks
It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.
☆17Updated 5 years ago
Alternatives and similar repositories for MAXVY_MIPI_I3C_Basic_Master_Controller_IP
Users that are interested in MAXVY_MIPI_I3C_Basic_Master_Controller_IP are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- ☆31Updated 5 years ago
- ☆16Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- ☆20Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- ☆36Updated 9 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆64Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- ☆15Updated 6 years ago