NXP / i3c-slave-designLinks
MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
☆127Updated 5 years ago
Alternatives and similar repositories for i3c-slave-design
Users that are interested in i3c-slave-design are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- I2C controller core☆43Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Basic RISC-V Test SoC☆128Updated 6 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- ☆36Updated 9 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- Examples and reference for System Verilog Assertions☆84Updated 8 years ago
- ☆70Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago