NXP / i3c-slave-designView external linksLinks
MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
☆133May 8, 2020Updated 5 years ago
Alternatives and similar repositories for i3c-slave-design
Users that are interested in i3c-slave-design are comparing it to the libraries listed below
Sorting:
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆19Jan 30, 2020Updated 6 years ago
- Verification IP project for I3C protocol☆23Mar 8, 2025Updated 11 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆20Jun 18, 2022Updated 3 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- ☆44Updated this week
- This Is Indian Country - Spring 2018 Instance☆12Apr 30, 2018Updated 7 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆73Jun 22, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Aug 29, 2018Updated 7 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- PCIE 5.0 Graduation project (Verification Team)☆100Jan 27, 2024Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- ☆34Mar 10, 2021Updated 4 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- Fabric generator and CAD tools.☆217Updated this week
- MIPI CSI-2 + MIPI CCS Demo☆75May 27, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 2 weeks ago
- ☆75Jul 30, 2021Updated 4 years ago