NXP / i3c-slave-designLinks
MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
☆130Updated 5 years ago
Alternatives and similar repositories for i3c-slave-design
Users that are interested in i3c-slave-design are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AHB3-Lite Interconnect☆93Updated last year
- Verilog UART☆183Updated 12 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- I2C controller core☆46Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- ☆79Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- ☆74Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆70Updated 5 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- ☆95Updated last month