Baungarten-CINVESTAV / Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-InterfaceLinks
Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and a PCIe Interface"
☆11Updated 2 years ago
Alternatives and similar repositories for Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface
Users that are interested in Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface are comparing it to the libraries listed below
Sorting:
- DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆11Updated last year
- Python Based Simulation and Analysis tool for Synthetic Aperture Radar☆72Updated last year
- 利用CUDA加速阵列雷达成像过程, 使用MIMO阵列雷达对近场空间做2D和3D BP成像, 本项目只涉及后端算法处理，测试中加速比达到10☆20Updated 3 months ago
- Matlab Simulation for DVB-S☆12Updated 9 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆18Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- A Python implementation of the Range Migration Algorithm (RMA) to generate Synthetic Aperture Radar (SAR) images.☆59Updated 11 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 11 months ago
- Python scripts to simulate and analyze phased array antennas☆27Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- SystemC-based radar simulator to provide accurate cycle-level simulation results of commonly used SDR blocks.☆20Updated 5 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆71Updated 2 years ago
- Phased Array Radar☆12Updated 13 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆23Updated 5 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- This is an OpenSource Synthetic Aperture Radar simulator☆75Updated 6 years ago
- Tutorials available here:☆37Updated 3 months ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Εxercises for Specialized Topics in Antennas course in Faculty of Engineering of Aristotle's University of Thessaloniki☆15Updated 4 years ago
- UESTC-雷达信号产生与处理的设计与验证☆20Updated 6 years ago
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆53Updated 11 months ago
- Turbo coder and decoder☆13Updated last year
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆16Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- NRL model of bistatic sea surface radar reflectivity (2014) by Mital & Gregers-Hansen☆23Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago