Baungarten-CINVESTAV / Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-InterfaceLinks
Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and a PCIe Interface"
☆11Updated 2 years ago
Alternatives and similar repositories for Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface
Users that are interested in Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface are comparing it to the libraries listed below
Sorting:
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆28Updated 3 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆11Updated 5 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆17Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆71Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 10 months ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆69Updated last year
- A Python implementation of the Range Migration Algorithm (RMA) to generate Synthetic Aperture Radar (SAR) images.☆58Updated 11 years ago
- Python Based Simulation and Analysis tool for Synthetic Aperture Radar☆67Updated last year
- UESTC-雷达信号产生与处理的设计与验证☆20Updated 6 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆22Updated 4 years ago
- 利用CUDA加速阵列雷达成像过程, 使用MIMO阵列雷达对近场空间做2D和3D BP成像, 本项目只涉及后端算法处理，测试中加速比达到10☆19Updated last month
- OpenDPD is an end-to-end learning framework built in PyTorch for power amplifier (PA) modeling and digital pre-distortion (DPD). You are …☆77Updated last week
- Turbo coder and decoder☆13Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Εxercises for Specialized Topics in Antennas course in Faculty of Engineering of Aristotle's University of Thessaloniki☆14Updated 4 years ago
- SystemC-based radar simulator to provide accurate cycle-level simulation results of commonly used SDR blocks.☆20Updated 5 years ago
- Real-Time Image Processing for ASIC/FGPA☆17Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆16Updated 2 years ago
- Matlab Simulation for DVB-S☆12Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- SAR raw data acquistion simulator☆29Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆24Updated 4 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago