Baungarten-CINVESTAV / Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-InterfaceLinks
Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and a PCIe Interface"
☆12Updated 2 years ago
Alternatives and similar repositories for Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface
Users that are interested in Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface are comparing it to the libraries listed below
Sorting:
- Python Based Simulation and Analysis tool for Synthetic Aperture Radar☆78Updated last year
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Updated 5 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- A Python implementation of the Range Migration Algorithm (RMA) to generate Synthetic Aperture Radar (SAR) images.☆60Updated 11 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- PyTorch Tools for Synthetic Aperture Radar.☆13Updated 3 years ago
- This is an OpenSource Synthetic Aperture Radar simulator☆80Updated 6 years ago
- Synthetic Aperture Radar (SAR) Image Processing Toolbox for Python☆241Updated 5 years ago
- 利用CUDA加速阵列雷达成像过程, 使用MIMO阵列雷达对近场空间做2D和3D BP成像, 本项目只涉及后端算法处理，测试中加速比达到10☆20Updated 7 months ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Updated last year
- SystemC-based radar simulator to provide accurate cycle-level simulation results of commonly used SDR blocks.☆20Updated 6 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Updated 4 years ago
- SAR raw data acquistion simulator☆29Updated 7 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Passive radar signal processing library for python☆76Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆40Updated last year
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Updated 2 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆23Updated 4 years ago
- Real-Time Image Processing for ASIC/FGPA☆21Updated 3 years ago
- Software defined radio receiver on the Zynq7 SoC☆10Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- Phased Array Radar☆12Updated 13 years ago
- Python scripts to simulate and analyze phased array antennas☆28Updated 6 years ago
- Matlab Simulation for DVB-S☆12Updated 9 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆74Updated 2 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year