HW/SW co-designed end-host RPC stack
☆20Oct 28, 2021Updated 4 years ago
Alternatives and similar repositories for Dagger
Users that are interested in Dagger are comparing it to the libraries listed below
Sorting:
- How to plot for papers, slides, demos, etc.☆10Apr 7, 2022Updated 3 years ago
- ☆13Sep 19, 2024Updated last year
- µTune: Auto-Tuned Threading for OLDI Microservices☆14Oct 8, 2018Updated 7 years ago
- [SIGCOMM 2021] ARROW: Restoration-Aware Traffic Engineering☆15Oct 27, 2021Updated 4 years ago
- ☆13Aug 1, 2024Updated last year
- ☆15Jun 22, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- GHive: Accelerating Analytical Query Processing in Apache Hive via CPU-GPU Heterogeneous Computing.☆14Nov 8, 2023Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Reading seminar in Harvard Cloud Networking and Systems Group☆16Aug 29, 2022Updated 3 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Apr 27, 2023Updated 2 years ago
- Deferred Continuous Batching in Resource-Efficient Large Language Model Serving (EuroMLSys 2024)☆19May 28, 2024Updated last year
- IN2118 Databases Implementation on Modern CPU Architectures, SS 2020, TUM☆19Oct 10, 2020Updated 5 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆163Mar 20, 2025Updated 11 months ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search☆25Jul 20, 2019Updated 6 years ago
- ☆26Aug 31, 2023Updated 2 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- ☆68Mar 14, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆35Jun 9, 2022Updated 3 years ago
- ☆60Oct 29, 2020Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- Easy design, testing, and deployment of optical data center networks for everyone.☆68Jan 16, 2026Updated last month
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- Programming system for NIC-accelerated network applications☆29Oct 5, 2018Updated 7 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆31Apr 26, 2022Updated 3 years ago
- AI companion platform with original layered memory algorithm, multi-AI collaboration engine & IDE interface. SillyTavern compatible. | 原创…☆35Updated this week
- A user-level TCP/IP stack with NIC offload of stateful TCP operations☆72Sep 2, 2020Updated 5 years ago
- ☆31Feb 21, 2021Updated 5 years ago
- CURA - CUDA Relational Algebra☆31Jan 30, 2023Updated 3 years ago
- ☆33Mar 31, 2021Updated 4 years ago