barabanshek / Dagger
HW/SW co-designed end-host RPC stack
☆20Updated 3 years ago
Alternatives and similar repositories for Dagger:
Users that are interested in Dagger are comparing it to the libraries listed below
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- ☆25Updated 3 years ago
- ☆14Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆24Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated last year
- ☆23Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆18Updated 11 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆34Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆66Updated 4 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆12Updated last year
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆22Updated 2 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆17Updated 3 weeks ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆11Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago