barabanshek / DaggerLinks
HW/SW co-designed end-host RPC stack
☆20Updated 3 years ago
Alternatives and similar repositories for Dagger
Users that are interested in Dagger are comparing it to the libraries listed below
Sorting:
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 6 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆14Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- Heterogenous ML accelerator☆18Updated last month
- Clio, ASPLOS'22.☆77Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 3 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- ☆25Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆33Updated 4 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆28Updated 6 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 5 months ago
- ☆13Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆26Updated 3 years ago
- ☆25Updated 6 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago