barabanshek / Dagger
HW/SW co-designed end-host RPC stack
☆19Updated 3 years ago
Alternatives and similar repositories for Dagger:
Users that are interested in Dagger are comparing it to the libraries listed below
- A Cycle-level simulator for M2NDP☆22Updated 2 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆41Updated 5 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated 2 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated 11 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated last month
- ☆25Updated 3 years ago
- ☆62Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆29Updated 3 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆46Updated 2 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated this week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- Clio, ASPLOS'22.☆71Updated 2 years ago
- ☆13Updated last year
- ☆20Updated last month
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- ☆9Updated 2 years ago
- ☆23Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆13Updated 5 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆14Updated last month
- ☆13Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Heterogenous ML accelerator☆17Updated 3 months ago