HW/SW co-designed end-host RPC stack
☆20Oct 28, 2021Updated 4 years ago
Alternatives and similar repositories for Dagger
Users that are interested in Dagger are comparing it to the libraries listed below
Sorting:
- ☆13Sep 19, 2024Updated last year
- ☆13Aug 1, 2024Updated last year
- ☆15Jun 22, 2022Updated 3 years ago
- µTune: Auto-Tuned Threading for OLDI Microservices☆14Oct 8, 2018Updated 7 years ago
- High-Performance KV Cache Storage Engine on CXL Shared Memory for LLM Inference☆45Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- ☆35Jun 9, 2022Updated 3 years ago
- How to plot for papers, slides, demos, etc.☆10Apr 7, 2022Updated 3 years ago
- [SIGCOMM 2021] ARROW: Restoration-Aware Traffic Engineering☆15Oct 27, 2021Updated 4 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Reading seminar in Harvard Cloud Networking and Systems Group☆16Aug 29, 2022Updated 3 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆31Apr 26, 2022Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆163Mar 20, 2025Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- GHive: Accelerating Analytical Query Processing in Apache Hive via CPU-GPU Heterogeneous Computing.☆14Nov 8, 2023Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- ☆69Mar 14, 2023Updated 3 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆44Nov 17, 2023Updated 2 years ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- ☆21Jun 7, 2024Updated last year
- https://www.usenix.org/conference/atc20/presentation/boucher☆26Mar 25, 2022Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- Resources for conference program chairs, especially in systems/PL areas of computer science.☆11May 14, 2023Updated 2 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- ☆34Dec 24, 2015Updated 10 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year