barabanshek / Dagger
HW/SW co-designed end-host RPC stack
☆19Updated 3 years ago
Alternatives and similar repositories for Dagger:
Users that are interested in Dagger are comparing it to the libraries listed below
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- A Cycle-level simulator for M2NDP☆24Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆43Updated 6 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆13Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated last month
- ☆25Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆26Updated this week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆33Updated 7 months ago
- ☆24Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆25Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆13Updated 5 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 10 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆28Updated last year
- ☆29Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago
- ☆25Updated 5 years ago
- ☆30Updated 9 years ago