fpgasystems / doppiodb
doppioDB - A hardware accelerated database
☆48Updated 7 years ago
Alternatives and similar repositories for doppiodb:
Users that are interested in doppiodb are comparing it to the libraries listed below
- Memory System Microbenchmarks☆62Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- A parallel, distributed simulator for multicores.☆181Updated 9 years ago
- ☆40Updated 7 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ☆30Updated 7 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 5 months ago
- Blaze runtime system that support efficient accelerator integration for big data.☆23Updated 7 years ago
- The StreamIt compiler infrastructure.☆71Updated 8 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆40Updated last month
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 7 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆76Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- ☆18Updated 5 years ago
- ☆19Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- A detailed michroarchitectural x86 simulator☆62Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 11 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆30Updated 6 years ago
- Persistent Collectives X- A collective communication library for high performance, low cost persistent collectives over RDMA devices.☆14Updated 6 years ago
- An FPGA-based NetTLP adapter☆24Updated 5 years ago