fpgasystems / doppiodb
doppioDB - A hardware accelerated database
☆49Updated 8 years ago
Alternatives and similar repositories for doppiodb:
Users that are interested in doppiodb are comparing it to the libraries listed below
- Memory System Microbenchmarks☆62Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- Blaze runtime system that support efficient accelerator integration for big data.☆24Updated 8 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Intel Heterogeneous Research Compiler (iHRC)☆25Updated 2 years ago
- A parallel, distributed simulator for multicores.☆181Updated 9 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- ☆19Updated 4 years ago
- ☆18Updated 5 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Mallacc: Accelerating Memory Allocation☆13Updated 7 years ago
- SmartNIC☆14Updated 6 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- ☆31Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 7 months ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 4 years ago
- ☆33Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- An FPGA-based NetTLP adapter☆25Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago