fpgasystems / doppiodb
doppioDB - A hardware accelerated database
☆48Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for doppiodb
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- Memory System Microbenchmarks☆61Updated last year
- A parallel, distributed simulator for multicores.☆181Updated 9 years ago
- ☆18Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- ☆40Updated 7 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆42Updated 5 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 6 months ago
- A detailed michroarchitectural x86 simulator☆61Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆75Updated 2 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- An FPGA-based NetTLP adapter☆21Updated 4 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 2 months ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- ☆18Updated 5 years ago
- Xilinx Modifications to Halide☆9Updated 3 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆74Updated last year
- ☆24Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆32Updated last year