fpgasystems / doppiodbLinks
doppioDB - A hardware accelerated database
☆49Updated 8 years ago
Alternatives and similar repositories for doppiodb
Users that are interested in doppiodb are comparing it to the libraries listed below
Sorting:
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Blaze runtime system that support efficient accelerator integration for big data.☆24Updated 8 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆19Updated 4 years ago
- ☆31Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- mini is mini☆20Updated 5 years ago
- ☆18Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- SmartNIC☆14Updated 6 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- ☆43Updated 7 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Intel Heterogeneous Research Compiler (iHRC)☆25Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆82Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆35Updated 2 months ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago