OFS / opae-sdk
Open Programmable Acceleration Engine
☆261Updated last week
Alternatives and similar repositories for opae-sdk:
Users that are interested in opae-sdk are comparing it to the libraries listed below
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 6 months ago
- AMD OpenNIC Project Overview☆238Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆191Updated 8 months ago
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆123Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆777Updated 2 months ago
- NetFPGA public repository☆180Updated 4 years ago
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆229Updated last month
- CAPI SNAP Framework Hardware and Software☆109Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆106Updated 2 weeks ago
- Recipe for FPGA cooking☆288Updated 3 months ago
- VNx: Vitis Network Examples☆141Updated 5 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 2 weeks ago
- This repo contains the Limago code☆79Updated 2 years ago
- Power Service Layer Simulation Engine☆28Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆187Updated 8 months ago
- Vitis HLS LLVM source code and examples☆381Updated 3 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆220Updated last month
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 4 years ago
- NetFPGA-SUME public repository☆113Updated 9 years ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- ☆84Updated 2 years ago
- Run Time for AIE and FPGA based platforms☆570Updated this week
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆66Updated 4 months ago