Open Programmable Acceleration Engine
☆269Jul 10, 2026Updated 3 months ago
Alternatives and similar repositories for opae-sdk
Users that are interested in opae-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- opae.github.io☆10Sep 2, 2024Updated 2 years ago
- Linux kernel driver for the Device Feature List framework for FPGA devices☆25Feb 6, 2025Updated last year
- OFS Platform Components☆19Oct 5, 2026Updated 3 weeks ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- ☆21Jan 31, 2026Updated 9 months ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- doppioDB - A hardware accelerated database☆53May 2, 2017Updated 9 years ago
- A kernel-level NVM emulator on bare-metal x86☆10Mar 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- P4-14/16 Bluespec Compiler☆92Apr 4, 2026Updated 6 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 7 months ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last month
- ☆55Jan 26, 2023Updated 3 years ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- ☆35Jan 21, 2021Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆24Oct 9, 2020Updated 6 years ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,691Oct 25, 2026Updated last week
- CAPI SNAP Framework Hardware and Software☆112May 4, 2021Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Run Time for AIE and FPGA based platforms☆692Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- ☆18Sep 25, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆57May 28, 2023Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago