UCLA-VAST / HT-Deflate-FPGALinks
☆15Updated 3 years ago
Alternatives and similar repositories for HT-Deflate-FPGA
Users that are interested in HT-Deflate-FPGA are comparing it to the libraries listed below
Sorting:
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆26Updated last year
- corundum work on vu13p☆19Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- ☆24Updated 4 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 2 weeks ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆28Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago