UCLA-VAST / HT-Deflate-FPGALinks
☆16Updated 3 years ago
Alternatives and similar repositories for HT-Deflate-FPGA
Users that are interested in HT-Deflate-FPGA are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- corundum work on vu13p☆19Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 5 years ago
- ☆25Updated 4 years ago
- ☆27Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆13Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆26Updated last year
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- ☆77Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated this week
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Public release☆57Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆29Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago