UCLA-VAST / HT-Deflate-FPGALinks
☆15Updated 3 years ago
Alternatives and similar repositories for HT-Deflate-FPGA
Users that are interested in HT-Deflate-FPGA are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆63Updated 3 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- ☆26Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆29Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆22Updated 4 years ago
- ☆28Updated 6 years ago
- ☆34Updated 3 years ago
- corundum work on vu13p☆22Updated 2 years ago
- ☆79Updated 11 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆69Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- ☆31Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆19Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago