UCLA-VAST / HT-Deflate-FPGA
☆14Updated 2 years ago
Alternatives and similar repositories for HT-Deflate-FPGA:
Users that are interested in HT-Deflate-FPGA are comparing it to the libraries listed below
- corundum work on vu13p☆18Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- ☆25Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- understanding of cocotb (In Chinese Only)☆15Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- ☆23Updated 3 years ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- ☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 5 months ago
- ☆27Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆23Updated 7 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Verilog PCI express components☆22Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- ☆55Updated 4 years ago