☆15Jun 22, 2022Updated 3 years ago
Alternatives and similar repositories for HT-Deflate-FPGA
Users that are interested in HT-Deflate-FPGA are comparing it to the libraries listed below
Sorting:
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63May 2, 2019Updated 6 years ago
- CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked…☆12Oct 6, 2017Updated 8 years ago
- ☆14Aug 31, 2025Updated 6 months ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- ☆60Oct 29, 2020Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- Programming system for NIC-accelerated network applications☆29Oct 5, 2018Updated 7 years ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Aug 17, 2023Updated 2 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆34Apr 21, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Altair8800_Mister☆13Dec 9, 2025Updated 2 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Justitia provides RDMA isolation between applications with diverse requirements.☆43May 25, 2022Updated 3 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- 便于移植的makefile模板☆11May 2, 2019Updated 6 years ago
- Multi-platform topology-aware memory management library☆13Apr 23, 2020Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Software defined radio receiver on the Zynq7 SoC☆10Jul 11, 2016Updated 9 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 8 months ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Low-Computation Egocentric Barcode Detector for the Blind☆10Jun 9, 2017Updated 8 years ago
- Development work for qemu☆10Aug 22, 2016Updated 9 years ago
- ☆14Jun 28, 2022Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Cython implementation of Moattar and Homayounpour's Voice Activity Detection (VAD) algorithm fast enough for real-time on an RPi 3.☆12Aug 18, 2018Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 6 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆13Jul 9, 2022Updated 3 years ago
- ☆14Feb 16, 2026Updated 2 weeks ago
- A standalone CXL-enabled system simulator.☆18Jan 10, 2026Updated last month