malapatipoojitha / AHB2APB-BridgeLinks
☆10Updated 4 years ago
Alternatives and similar repositories for AHB2APB-Bridge
Users that are interested in AHB2APB-Bridge are comparing it to the libraries listed below
Sorting:
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆127Updated 7 years ago
- Verification IP for I2C protocol☆48Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- UVM AHB VIP☆87Updated 2 weeks ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- VIP for AXI Protocol☆150Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- ☆43Updated last year
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- AXI Interconnect☆52Updated 4 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Updated 9 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆107Updated 8 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ☆23Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- APB to I2C☆43Updated 11 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆45Updated 5 years ago