ultraembedded / core_dvi_framebufferLinks
Minimal DVI / HDMI Framebuffer
☆82Updated 5 years ago
Alternatives and similar repositories for core_dvi_framebuffer
Users that are interested in core_dvi_framebuffer are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Wishbone interconnect utilities☆42Updated 8 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Portable HyperRAM controller☆60Updated 10 months ago
- MIPI DSI controller☆79Updated 3 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆89Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆32Updated 8 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆137Updated 10 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- ☆60Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆33Updated 6 years ago