Minimal DVI / HDMI Framebuffer
☆83Aug 9, 2020Updated 5 years ago
Alternatives and similar repositories for core_dvi_framebuffer
Users that are interested in core_dvi_framebuffer are comparing it to the libraries listed below
Sorting:
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 4 years ago
- Code to support porting MiST cores to other boards.☆47Apr 19, 2025Updated 10 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆247Jan 28, 2026Updated last month
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- High throughput JPEG decoder in Verilog for FPGA☆259Mar 5, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆568Oct 10, 2021Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- SDRAM controller with AXI4 interface☆102Aug 8, 2019Updated 6 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Sep 8, 2022Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated last month
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- Send video/audio over HDMI on an FPGA☆1,252Feb 3, 2024Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆295Nov 21, 2020Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- ☆17Aug 21, 2023Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago