The Design and Implementation of a Pulse Compression Filter on an FPGA.
☆36Aug 7, 2021Updated 5 years ago
Alternatives and similar repositories for ELEC5882
Users that are interested in ELEC5882 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- LLM-Aided FPGA Design and Debug Flow☆43Aug 1, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆40Oct 4, 2024Updated last year
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 3 years ago
- FMCW Radar verilog project☆36Jun 15, 2020Updated 6 years ago
- ☆21Apr 4, 2024Updated 2 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆85Jul 26, 2023Updated 3 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避 免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- ☆17Sep 6, 2024Updated 2 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆32Nov 9, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆26May 23, 2026Updated 4 months ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 3 months ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆16Jul 2, 2017Updated 9 years ago
- A simple FMCW radar works on 5.8GHz☆16Feb 10, 2019Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆126Aug 27, 2026Updated last month
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 7 years ago
- image processing based FPGA☆120Sep 2, 2021Updated 5 years ago
- This contains the plug and play code for "mmHSense: Multi-Modal and Distributed mmWave ISAC Datasets for Human Sensing"☆21May 19, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated 8 months ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- 组合导航-汽车航位推算☆11Feb 19, 2023Updated 3 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- Codes of different calibration routines: IMU vs CAMERA, CAMERA vs LASER, Ground truth camera vs earth's cs☆15Jan 28, 2014Updated 12 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆47Jun 22, 2021Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆50Nov 6, 2021Updated 4 years ago