ajackevic / ELEC5882
The Design and Implementation of a Pulse Compression Filter on an FPGA.
☆27Updated 3 years ago
Alternatives and similar repositories for ELEC5882:
Users that are interested in ELEC5882 are comparing it to the libraries listed below
- FIR implemention with Verilog☆46Updated 5 years ago
- FIR filter implementation☆25Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- An AXI DDR3 SDRAM controller for FPGA☆31Updated last year
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- My code repositry for common use.☆22Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 11 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- FMCW Radar verilog project☆30Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 2 years ago
- ☆13Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 8 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 6 months ago
- verilog☆21Updated last year
- 软件无线电,使用FPGA进行正交解调。☆19Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆23Updated 8 months ago
- FIR,FFT based on Verilog☆13Updated 7 years ago