Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah
☆17Oct 19, 2024Updated last year
Alternatives and similar repositories for Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah
Users that are interested in Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- ☆26Nov 11, 2025Updated 11 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆33Jul 21, 2025Updated last year
- Contributions from the community on pyjamabrah.com☆15Aug 30, 2026Updated last month
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆12Dec 22, 2020Updated 5 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- SystemVerilog RTL Linter for YoSys☆25Nov 22, 2024Updated last year
- ☆14Sep 29, 2024Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 5 years ago
- This Repo is meant and maintained to help learners complete the course -- "C-for-Everyone-Programming-Fundamentals-by-University-of-Calif…☆18Feb 3, 2021Updated 5 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- ☆14Apr 13, 2025Updated last year
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- Effective CNN based capacitance models for parasitic extraction (ICCAD'21, TODAES 2023)☆13Apr 9, 2026Updated 6 months ago
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 10 months ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆12Jul 28, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated last month
- ☆15May 24, 2025Updated last year
- MS-DOS 2.11 source code☆24Oct 3, 2025Updated last year
- A fork of Grbl for the midTbot☆14Mar 22, 2018Updated 8 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- Documentação em português do kit Easy FPGA 2.1 com Altera (Intel) Cyclone IV☆11Mar 3, 2021Updated 5 years ago
- ☆27May 9, 2025Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆85Nov 26, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆46Oct 7, 2026Updated last week
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 3 months ago
- ☆25Oct 3, 2025Updated last year
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- ☆18Jul 15, 2024Updated 2 years ago