Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah
☆17Oct 19, 2024Updated last year
Alternatives and similar repositories for Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah
Users that are interested in Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah are comparing it to the libraries listed below
Sorting:
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 7 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆13Sep 29, 2024Updated last year
- ☆17Jul 12, 2024Updated last year
- ☆14Apr 13, 2025Updated 10 months ago
- Tool to apply Legal Matter Specification Standard (LMSS) to documents☆12Aug 15, 2024Updated last year
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆12Mar 28, 2022Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- ☆14Nov 25, 2025Updated 3 months ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- This Repo is meant and maintained to help learners complete the course -- "C-for-Everyone-Programming-Fundamentals-by-University-of-Calif…☆17Feb 3, 2021Updated 5 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- ☆19Jan 16, 2024Updated 2 years ago
- opensource NPU for LLM inference (this run gpt2)☆53Feb 16, 2026Updated 2 weeks ago
- Socrates is a thin wrapper around an early-stage [AllenNLP](https://allennlp.org/) model that enables machine reading comprehension (MRC)…☆14Jan 12, 2021Updated 5 years ago
- MOVED TO CODEBERG☆20Sep 11, 2025Updated 5 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A lightweight client to easily call MyInfo☆14Feb 14, 2026Updated 3 weeks ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- ☆17Jul 15, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- ☆15Jul 14, 2024Updated last year
- ☆16Dec 1, 2025Updated 3 months ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆20Apr 19, 2024Updated last year
- ☆15Jul 30, 2021Updated 4 years ago
- Collection of small utility functions, classes, and web components for Docassemble interviews☆17Feb 23, 2026Updated 2 weeks ago
- ☆18Nov 11, 2025Updated 3 months ago
- A simple library for segmenting legal texts☆17Apr 22, 2023Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year