ojasvi-shah / Advanced-Physical-Design-Using-OpenLANE--Ojasvi-ShahView external linksLinks
Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah
☆17Oct 19, 2024Updated last year
Alternatives and similar repositories for Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah
Users that are interested in Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah are comparing it to the libraries listed below
Sorting:
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Jul 21, 2025Updated 6 months ago
- ☆22Jan 21, 2017Updated 9 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆17Jul 12, 2024Updated last year
- ☆13Sep 29, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆13Sep 18, 2025Updated 4 months ago
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- ☆14Apr 13, 2025Updated 10 months ago
- 8x8x8 LED cube using arduino☆18Apr 26, 2019Updated 6 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- Dedicated to colab notebooks which will have resources and codes of deep learning based problem statements.☆16Dec 2, 2021Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- A fork of Grbl for the midTbot☆14Mar 22, 2018Updated 7 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆12Mar 28, 2022Updated 3 years ago
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Jan 6, 2026Updated last month
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 8 years ago
- ☆15Jan 1, 2023Updated 3 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- ☆17Jul 15, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 6 months ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆14Aug 16, 2021Updated 4 years ago
- ☆19Apr 19, 2024Updated last year
- Simulate reflection and refraction of light.☆16Dec 22, 2021Updated 4 years ago
- ☆18Nov 11, 2025Updated 3 months ago
- ☆15Jul 30, 2021Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year