Documenting the Anlogic FPGA bit-stream format.
☆90Dec 25, 2022Updated 3 years ago
Alternatives and similar repositories for prjtang
Users that are interested in prjtang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆56Aug 9, 2025Updated 11 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 2 months ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆680Jul 10, 2026Updated 2 weeks ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- ☆25Aug 1, 2021Updated 4 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆463May 9, 2026Updated 2 months ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 4 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆134Oct 19, 2023Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆46Apr 27, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yet Another Debug Transport☆30Jul 4, 2026Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Linsn RV901T HUB75 LED "Receiver Card" Reverse Engineering☆633May 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- ☆45Mar 12, 2025Updated last year
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- simple hyperram controller☆11Feb 10, 2019Updated 7 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago