mmicko / prjtangView external linksLinks
Documenting the Anlogic FPGA bit-stream format.
☆88Dec 25, 2022Updated 3 years ago
Alternatives and similar repositories for prjtang
Users that are interested in prjtang are comparing it to the libraries listed below
Sorting:
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- AGM bitstream utilities and decoded files from Supra☆48Aug 9, 2025Updated 6 months ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 5 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Yet Another Debug Transport☆23Dec 3, 2025Updated 2 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Apr 27, 2020Updated 5 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆631Updated this week
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆442Oct 27, 2025Updated 3 months ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Learn FPGAs by building interesting hardware projects.☆25Apr 25, 2022Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- An FPGA reverse engineering and documentation project☆65Updated this week
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Linsn RV901T HUB75 LED "Receiver Card" Reverse Engineering☆614May 30, 2025Updated 8 months ago
- A bit-serial CPU☆19Sep 29, 2019Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- Cyclone V bitstream reverse-engineering project☆130Oct 19, 2023Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- LiteX boards files☆462Feb 6, 2026Updated last week
- ☆44Mar 12, 2025Updated 11 months ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year