Documenting the Anlogic FPGA bit-stream format.
☆92Dec 25, 2022Updated 3 years ago
Alternatives and similar repositories for prjtang
Users that are interested in prjtang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AGM bitstream utilities and decoded files from Supra☆58Aug 9, 2025Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆701Updated this week
- ☆26Aug 1, 2021Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆476Updated this week
- Cyclone V bitstream reverse-engineering project☆138Oct 19, 2023Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Low-cost ECP5 FPGA development board☆81Sep 1, 2020Updated 6 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆10Apr 30, 2023Updated 3 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆262Aug 21, 2023Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆47Apr 27, 2020Updated 6 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 3 months ago