madsys-dev / syscall_interceptLinks
The system call intercepting library
☆22Updated 2 years ago
Alternatives and similar repositories for syscall_intercept
Users that are interested in syscall_intercept are comparing it to the libraries listed below
Sorting:
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆35Updated 11 months ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 6 years ago
- Yizhou' Homepage☆48Updated 2 weeks ago
- ☆58Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 9 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- My knowledge base☆63Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- CPU micro benchmarks☆61Updated 2 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- 项目的主仓库☆25Updated 2 years ago
- https://rs3lab.github.io/SynCord/☆24Updated 2 years ago
- A Progam-Behavior-Guided Far Memory System☆35Updated last year
- ☆23Updated 2 years ago
- ☆72Updated last year
- Rebuild YatSenOS On RISC-V 64.☆20Updated 3 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Linux kernel labs☆55Updated 4 years ago
- A naive verilog/systemverilog formatter☆21Updated 5 months ago
- A summary of my projects☆49Updated last month
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆51Updated 4 months ago
- ☆42Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆48Updated 3 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- ☆18Updated 2 years ago