The system call intercepting library
☆23Sep 18, 2022Updated 3 years ago
Alternatives and similar repositories for syscall_intercept
Users that are interested in syscall_intercept are comparing it to the libraries listed below
Sorting:
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 2 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- Labs for Network Principle course, Fall 2018, Tsinghua University☆18Jun 6, 2019Updated 6 years ago
- Subscribe to updates from people you follow, from any platform to any platform☆14Updated this week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- CIDR union / subtraction☆14Updated this week
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- Tsinghua University curriculum -> iCalendar format (.ics) -> Google Calendar, etc.☆23Dec 22, 2017Updated 8 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Presentation about Linux kernel maintainers☆30Dec 8, 2020Updated 5 years ago
- A summary of my projects☆49Dec 29, 2025Updated 2 months ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- THU Bell on macOS☆28Feb 24, 2020Updated 6 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 2 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- ☆14Sep 30, 2022Updated 3 years ago
- Stripped Python images based on alpine variant of library's Python☆10Jan 20, 2022Updated 4 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 6 months ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- An acceptance test framework for interactive console applications☆12Jul 12, 2025Updated 7 months ago
- 8 labs of course Introduction to Computer System☆10Jun 17, 2014Updated 11 years ago
- A kernel module to enable RDMA transfers to/from IO, PFN and DAX mapped memory☆10Jun 23, 2015Updated 10 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- Simplified packaging for pybind11-based C++ extensions☆13Jun 3, 2022Updated 3 years ago