A plugin to allow Jenkins Steps with Cadence vManager API
☆10Jan 15, 2026Updated 2 months ago
Alternatives and similar repositories for vmanager-plugin
Users that are interested in vmanager-plugin are comparing it to the libraries listed below
Sorting:
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- SystemC Common Practices (SCP)☆35Feb 27, 2026Updated 3 weeks ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- LEC - Logic Equivalence Checking - Formal Verification☆36Mar 16, 2026Updated last week
- ☆33Nov 25, 2022Updated 3 years ago
- Multi-instance MCTP daemon application.☆10Oct 7, 2024Updated last year
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- Learn Raku By Examples☆13Feb 28, 2023Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 2 years ago
- An introduction to Git subtrees and subtree commands.☆18Jul 18, 2017Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- machine learning example code in PDL (Perl Data Language)☆14Jun 23, 2011Updated 14 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 11 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Include in your web projects for dev-time auto reloading of web browser when any change is detected in content.☆15Aug 20, 2023Updated 2 years ago
- Repository for system verilog labs from cadence☆15Feb 9, 2020Updated 6 years ago
- An LSP server for ReStructuredText, as implemented by Sphinx (under development)☆14Jan 11, 2023Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 6 months ago
- PedroPatch is a kernel driver module for the LG HomBot/Roboking VR6260 that allows to access its camera.☆11Jan 1, 2016Updated 10 years ago
- A smart search engine for module environments.☆13Jul 9, 2022Updated 3 years ago