A plugin to allow Jenkins Steps with Cadence vManager API
☆10Jan 15, 2026Updated 9 months ago
Alternatives and similar repositories for vmanager-plugin
Users that are interested in vmanager-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Aug 16, 2026Updated 2 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemC Configuration, Control and Inspection (CCI)☆22Jul 7, 2026Updated 3 months ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆41Aug 26, 2016Updated 10 years ago
- ☆10May 27, 2026Updated 5 months ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- SystemC Common Practices (SCP)☆41Feb 27, 2026Updated 8 months ago
- Multi-instance MCTP daemon application.☆10Oct 7, 2024Updated 2 years ago
- SystemVerilog vim scripts☆69Jan 25, 2023Updated 3 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An introduction to Git subtrees and subtree commands.☆18Jul 18, 2017Updated 9 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- Python module for 8B10B encoding and decoding☆12Updated this week
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Style Prototyping Utility for Mapnik☆14Apr 5, 2019Updated 7 years ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 5 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Fork of http://code.google.com/p/mapnik-utils/ using git-svn☆14Sep 8, 2010Updated 16 years ago
- EDA Analytics Central☆16Dec 8, 2022Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Apr 24, 2025Updated last year
- Include in your web projects for dev-time auto reloading of web browser when any change is detected in content.☆15Aug 20, 2023Updated 3 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- SKILL Codes, PCell Creation☆23May 21, 2021Updated 5 years ago
- A static website with intersphinx entries rendered via tables☆18Sep 8, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago