A plugin to allow Jenkins Steps with Cadence vManager API
☆10Jan 15, 2026Updated last month
Alternatives and similar repositories for vmanager-plugin
Users that are interested in vmanager-plugin are comparing it to the libraries listed below
Sorting:
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- SystemC Common Practices (SCP)☆35Dec 1, 2025Updated 3 months ago
- SystemVerilog vim scripts☆69Jan 25, 2023Updated 3 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 9 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Multi-instance MCTP daemon application.☆10Oct 7, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 11 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Feb 23, 2026Updated last week
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- HPC Python Workshop at RSECon22☆14Oct 17, 2022Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Git clone of the FVWM CVS repository.☆23Mar 13, 2016Updated 9 years ago
- Converts GDSII files to STL files.☆42Dec 12, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- 前端面试题解析☆11Sep 25, 2022Updated 3 years ago
- ☆14Apr 27, 2018Updated 7 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 2 years ago
- ☆16Dec 28, 2021Updated 4 years ago
- PedroPatch is a kernel driver module for the LG HomBot/Roboking VR6260 that allows to access its camera.☆11Jan 1, 2016Updated 10 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 5 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 4 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- LG Hom Bot Server☆10Apr 10, 2016Updated 9 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- seeed's DSO Quad software development☆23Jan 8, 2014Updated 12 years ago
- 📜 Syntax highlighting and auto indentation for clingo/gringo.☆13Jul 22, 2022Updated 3 years ago
- Mirrored from this gist: https://gist.github.com/dasautoooo/60a9495f9e5c17f4580c0ddaabb89f64☆15Jul 27, 2019Updated 6 years ago