VANDAL / prismLinks
Modular, flexible, cross-platform workload profiling and characterization
☆13Updated 4 years ago
Alternatives and similar repositories for prism
Users that are interested in prism are comparing it to the libraries listed below
Sorting:
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆169Updated this week
- Heterogeneous simulator for DECADES Project☆32Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆136Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A heterogeneous architecture timing model simulator.☆163Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆15Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆46Updated 3 weeks ago
- ☆73Updated last week
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- DASS HLS Compiler☆29Updated last year
- ☆92Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Next generation CGRA generator☆113Updated last week