VANDAL / prismLinks
Modular, flexible, cross-platform workload profiling and characterization
☆13Updated 4 years ago
Alternatives and similar repositories for prism
Users that are interested in prism are comparing it to the libraries listed below
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 3 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆23Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆160Updated 6 months ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆17Updated 6 years ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆20Updated last year
- An open-source custom cache generator.☆34Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆15Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆14Updated 3 months ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆17Updated 6 months ago
- ☆11Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Open Source AES☆31Updated last year
- Xilinx Modifications to Halide☆13Updated 4 years ago