VANDAL / prism
Modular, flexible, cross-platform workload profiling and characterization
☆13Updated 3 years ago
Related projects: ⓘ
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆12Updated 2 months ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated 10 months ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 2 years ago
- RISC-V vector extension ISA simulation☆15Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆51Updated this week
- ☆11Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- A fast and scalable x86-64 multicore simulator☆30Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆13Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆58Updated 9 months ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆135Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆56Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆34Updated 2 years ago
- Memory consistency model checking and test generation library.☆13Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated last week
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆20Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 3 years ago