VANDAL / prism
Modular, flexible, cross-platform workload profiling and characterization
☆14Updated 4 years ago
Alternatives and similar repositories for prism:
Users that are interested in prism are comparing it to the libraries listed below
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated 3 weeks ago
- DASS HLS Compiler☆29Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- ☆15Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ☆15Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Open Source AES☆31Updated 11 months ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year