VANDAL / prism
Modular, flexible, cross-platform workload profiling and characterization
☆14Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for prism
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆18Updated 4 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- Heterogeneous simulator for DECADES Project☆29Updated 6 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 2 months ago
- A heterogeneous architecture timing model simulator.☆137Updated 3 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 10 months ago
- RISC-V vector extension ISA simulation☆15Updated 5 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 2 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- ☆15Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆65Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆49Updated 4 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- ☆75Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆13Updated 5 years ago