povik / foldLinks
high abstraction synthesis
☆12Updated last year
Alternatives and similar repositories for fold
Users that are interested in fold are comparing it to the libraries listed below
Sorting:
- A modern schematic entry and simulation program☆74Updated last month
 - ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 2 weeks ago
 - Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
 - Mutation Cover with Yosys (MCY)☆88Updated 2 weeks ago
 - Verilog for Julia☆51Updated 8 years ago
 - End-to-end synthesis and P&R toolchain☆90Updated last month
 - A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆46Updated 2 years ago
 - System on Chip toolkit for Amaranth HDL☆97Updated last year
 - Top level CedarEDA integration package☆27Updated last year
 - PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 6 months ago
 - Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
 - Prefix tree adder space exploration library☆56Updated 11 months ago
 - A configurable and approachable tool for FPGA debugging and rapid prototyping.☆142Updated 6 months ago
 - ☆38Updated 2 years ago
 - PicoRV☆43Updated 5 years ago
 - Board definitions for Amaranth HDL☆121Updated 2 months ago
 - Analog Circuit Simulator☆23Updated last year
 - Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Updated 3 months ago
 - Ultimate ECP5 development board☆114Updated 6 years ago
 - Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 5 years ago
 - A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 10 months ago
 - This repository contain source code for ngspice and ghdl integration☆33Updated 9 months ago
 - ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
 - WAL enables programmable waveform analysis.☆160Updated last week
 - mantle library☆44Updated 2 years ago
 - Example of how to use UVM with Verilator☆23Updated last week
 - Documenting Lattice's 28nm FPGA parts☆144Updated last year
 - Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
 - Board and connector definition files for nMigen☆30Updated 5 years ago
 - ☆61Updated 2 years ago