povik / foldLinks
high abstraction synthesis
☆14Updated last year
Alternatives and similar repositories for fold
Users that are interested in fold are comparing it to the libraries listed below
Sorting:
- ABC: System for Sequential Logic Synthesis and Formal Verification☆30Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆57Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆64Updated 7 months ago
- A modern schematic entry and simulation program☆77Updated this week
- PicoRV☆43Updated 5 years ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 11 months ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- ☆38Updated 2 years ago
- Top level CedarEDA integration package☆27Updated last year
- End-to-end synthesis and P&R toolchain☆92Updated last week
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Introduction to Chip Design☆46Updated 2 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 5 years ago
- mantle library☆44Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- Prefix tree adder space exploration library☆56Updated last year
- Example of how to use UVM with Verilator☆28Updated last week
- Verilog for Julia☆51Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆47Updated 2 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- ☆61Updated 2 years ago