Alternatives and similar repositories for fold

Users that are interested in fold are comparing it to the libraries listed below

• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆30Updated this week
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆57Updated 2 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 10 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆64Updated 7 months ago
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆77Updated this week
• clairexen / picorv
  PicoRV
  ☆43Updated 5 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated 11 months ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆114Updated 6 years ago
• litex-hub / litehyperbus
  Small footprint and configurable HyperBus core
  ☆13Updated 3 years ago
• AL-255 / Project-Yatsuhashi-Chip1
  ☆38Updated 2 years ago
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated last week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• os-chip-design / chip-design-intro
  Introduction to Chip Design
  ☆46Updated 2 months ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆35Updated 5 months ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 5 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆45Updated 6 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆56Updated last year
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆28Updated last week
• interplanetary-robot / Verilog.jl
  Verilog for Julia
  ☆51Updated 8 years ago
• daveshah1 / ElasticC
  lightweight open HLS for FPGA rapid prototyping
  ☆20Updated 7 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆88Updated last week
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆121Updated 3 months ago
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆47Updated 2 years ago
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 4 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆14Updated 4 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 5 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆145Updated last year
• knielsen / ice40_viewer
  ☆61Updated 2 years ago