Alternatives and similar repositories for fold

Users that are interested in fold are comparing it to the libraries listed below

• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated last week
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆24Updated 6 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆49Updated this week
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆70Updated last week
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 6 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆21Updated 10 months ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 weeks ago
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated 8 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• litex-hub / litehyperbus
  Small footprint and configurable HyperBus core
  ☆12Updated 3 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆11Updated 4 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆30Updated 6 months ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆39Updated last week
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 5 years ago
• robtaylor / amaranth-awesome
  Awesome projects using the Amaranth HDL
  ☆17Updated 5 months ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• olofk / qerv
  ☆17Updated 2 months ago
• antmicro / embench-tester
  ☆14Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• stevehoover / 1st-CLaaS
  Developing Smith Waterman accelerators on F1 instances using 1st CLaaS
  ☆12Updated 2 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 9 months ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 3 months ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago