Alternatives and similar repositories for clang-builtin-tutorial

Users that are interested in clang-builtin-tutorial are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆131Updated 2 weeks ago
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆46Updated 2 years ago
• tum-ei-eda / seal5
  Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
  ☆22Updated last week
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆35Updated last year
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆123Updated 10 months ago
• TeCSAR-UNCC / gem5-SALAM
  ☆97Updated last year
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆279Updated last year
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated last month
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆149Updated 11 months ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆347Updated last month
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆167Updated last month
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆74Updated last month
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆153Updated 8 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆56Updated 2 weeks ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆74Updated 4 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 2 years ago
• sparcians / map
  Modeling Architectural Platform
  ☆208Updated last week
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆189Updated 3 weeks ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆54Updated 4 years ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆116Updated 4 months ago
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆51Updated 3 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆73Updated 2 months ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆80Updated last month
• RALC88 / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆19Updated 4 years ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆23Updated 9 months ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆99Updated last month
• OpenXiangShan / GEM5
  ☆103Updated this week
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆75Updated last month