Alternatives and similar repositories for clang-builtin-tutorial

Users that are interested in clang-builtin-tutorial are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆125Updated last month
• PacktPublishing / Learn-LLVM-17
  Learn LLVM 17, published by Packt
  ☆203Updated last year
• Lewuathe / mlir-hello
  MLIR Sample dialect
  ☆126Updated 6 months ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆162Updated this week
• riscv-non-isa / rvv-intrinsic-doc
  ☆342Updated this week
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆121Updated 9 months ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆165Updated this week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆273Updated last year
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆144Updated 9 months ago
• gem5bootcamp / 2024
  Materials, slides, and workspace for the gem5 bootcamp 2024
  ☆39Updated last year
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆99Updated last week
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆45Updated 2 years ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆116Updated 2 months ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆100Updated 12 years ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• zhen8838 / handson-polyhedral
  tutorials about polyhedral compilation.
  ☆49Updated 7 months ago
• MatthiasJReisinger / PolyBenchC-4.2.1
  PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/
  ☆107Updated 9 years ago
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆65Updated last year
• pranith / qpoints
  Qemu tracing plugin using SimPoints
  ☆17Updated 11 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆152Updated 6 months ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆53Updated 4 years ago
• cohort-project / cohort-soc
  Cohort Project
  ☆18Updated 2 years ago
• Xilinx / mlir-air
  ☆105Updated this week
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆253Updated 3 years ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆187Updated last week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆116Updated last year
• sparcians / map
  Modeling Architectural Platform
  ☆202Updated last week
• TeCSAR-UNCC / gem5-SALAM
  ☆92Updated last year
• cry-daniel / Computer-Architecture-Learning
  ☆63Updated 2 years ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆74Updated last week