Alternatives and similar repositories for clang-builtin-tutorial

Users that are interested in clang-builtin-tutorial are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆138Updated last month
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆104Updated 4 months ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 4 months ago
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆162Updated 2 months ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆356Updated 3 weeks ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆76Updated 4 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆127Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆119Updated 2 years ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆173Updated 4 months ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆286Updated last year
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆194Updated this week
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆70Updated last year
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆58Updated 3 weeks ago
• Lewuathe / mlir-hello
  MLIR Sample dialect
  ☆135Updated 2 weeks ago
• MatthiasJReisinger / PolyBenchC-4.2.1
  PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/
  ☆127Updated 9 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆108Updated last year
• jmgorius / mlir-standalone-template
  An out-of-tree MLIR dialect template.
  ☆113Updated last year
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆78Updated last month
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆134Updated last year
• PacktPublishing / Learn-LLVM-17
  Learn LLVM 17, published by Packt
  ☆212Updated last year
• rivosinc / veclibm
  Vector math library using RISC-V vector ISA via C intrinsic
  ☆23Updated last month
• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆61Updated 3 years ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated last year
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆110Updated 13 years ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆156Updated 11 months ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆33Updated 4 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆53Updated last week
• sarchlab / mgpusim
  A highly-flexible GPU simulator for AMD GPUs.
  ☆207Updated this week
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆53Updated 4 years ago
• pranith / qpoints
  Qemu tracing plugin using SimPoints
  ☆17Updated last year