RainEggplant / vscode-verilog-integrationLinks
使用 VSCode 舒适地开发 Verilog
☆36Updated 5 years ago
Alternatives and similar repositories for vscode-verilog-integration
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below
Sorting:
- ☆65Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆149Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- ☆92Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- ☆64Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 国产VU13P加速卡资料☆82Updated 10 months ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Some useful documents of Synopsys☆93Updated 4 years ago
- There is segmentation fault of VCS which should be fixed.☆40Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆147Updated 2 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆134Updated 3 weeks ago
- Various caches written in Verilog-HDL☆127Updated 10 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆168Updated 2 years ago
- ☆47Updated 3 years ago
- VSCode extension for enhancing verilog☆25Updated last year
- A basic SpinalHDL project☆89Updated 5 months ago
- An AXI4 crossbar implementation in SystemVerilog☆205Updated 4 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated 2 years ago
- ☆90Updated 2 months ago
- ☆37Updated 7 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago