使用 VSCode 舒适地开发 Verilog
☆36Aug 11, 2020Updated 5 years ago
Alternatives and similar repositories for vscode-verilog-integration
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jan 8, 2021Updated 5 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- ☆17Aug 22, 2021Updated 4 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification IP for AMBA APB Protocol☆34Nov 7, 2023Updated 2 years ago
- A Low Poly Style Picture Generator by Python☆11Feb 21, 2019Updated 7 years ago
- The MiniDecaf test cases.☆18May 15, 2025Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ☆16Jul 15, 2026Updated last week
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Advanced IDE for developing MicroPython app with ESP8266 board☆12Mar 15, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My blog☆11Jul 6, 2025Updated last year
- Beautify SystemVerilog code in VSCode through Verible☆22Jun 28, 2026Updated 3 weeks ago
- ☆10Jul 6, 2015Updated 11 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- ☆17Jul 23, 2025Updated last year
- Real-time implementation of the star pattern recognition technique based on rotation-invariant additive vector sequence☆10Jan 31, 2021Updated 5 years ago
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP. Integrated with Sniper simulator.☆11Apr 27, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆37Jul 4, 2026Updated 2 weeks ago
- Roll the dice, in elixir☆14Dec 13, 2016Updated 9 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- RISC-V Architecture☆22Jan 2, 2023Updated 3 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- ☆12Dec 8, 2017Updated 8 years ago
- BTB-X HPCA23 code☆13Jan 6, 2023Updated 3 years ago
- MicroPython on FPGA☆13Jul 11, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OFDM channel estimation and equalization☆20Dec 11, 2020Updated 5 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 7 months ago
- ☆11Jan 14, 2021Updated 5 years ago
- A cache simulator in python☆26Sep 8, 2017Updated 8 years ago
- NRC7394 Standalone SDK Package☆19Jun 30, 2026Updated 3 weeks ago
- This is the course taught by Prof.John Shen and Prof. Onur Mutlu from CMU☆11May 13, 2016Updated 10 years ago