RainEggplant / vscode-verilog-integration
使用 VSCode 舒适地开发 Verilog
☆29Updated 4 years ago
Alternatives and similar repositories for vscode-verilog-integration:
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- ☆60Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 7 months ago
- ☆63Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆112Updated 2 years ago
- AXI协议规范中文翻译版☆137Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- upgrade to e203 (a risc-v core)☆38Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- VSCode extension for enhancing verilog☆24Updated 8 months ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- commit rtl and build cosim env☆13Updated 11 months ago
- SDRAM controller with AXI4 interface☆82Updated 5 years ago
- All digital PLL☆26Updated 7 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- ☆78Updated 3 weeks ago
- Cortex M0 based SoC☆70Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆85Updated 5 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆88Updated last year
- Demo Sources for Learning Spinal HDL☆13Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆21Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆104Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆93Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆41Updated 3 years ago
- Some useful documents of Synopsys☆57Updated 3 years ago
- AHB3-Lite Interconnect☆83Updated 8 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆72Updated 6 years ago