使用 VSCode 舒适地开发 Verilog
☆36Aug 11, 2020Updated 6 years ago
Alternatives and similar repositories for vscode-verilog-integration
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jan 8, 2021Updated 5 years ago
- 清华大学电子系2022小学期Matlab图像处理大作业☆26Jun 4, 2023Updated 3 years ago
- 清华大学电子系2022小学期Matlab音乐合成大作业☆26Jan 5, 2023Updated 3 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated last month
- ☆10Jul 29, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- 2022 秋季学期清华大学电子系数据与算法课程 OJ 参考解答☆10Jun 18, 2023Updated 3 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- All digital PLL☆31Dec 19, 2017Updated 8 years ago
- A Low Poly Style Picture Generator by Python☆11Feb 21, 2019Updated 7 years ago
- Load, manipulate and save R&S waveform files☆14Mar 2, 2026Updated 7 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU☆13Aug 8, 2021Updated 5 years ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Oct 1, 2026Updated last week
- ☆16Jul 15, 2026Updated 2 months ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 5 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- My blog☆11Jul 6, 2025Updated last year
- 清华大学电子系小学期 MATLAB 大作业☆10Sep 18, 2021Updated 5 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated last week
- ☆10Jul 6, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- 清华大学电子系科协学培部Sast Tutor共享仓库☆16Apr 27, 2022Updated 4 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- ☆17Jul 23, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆43Jul 4, 2026Updated 3 months ago
- Adds Switch's UI sounds to your keyboard presses.☆12Jun 23, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- RISC-V Architecture☆22Jan 2, 2023Updated 3 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 6 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- THU实验课实验报告模板与数据处理工具整理☆19Dec 15, 2023Updated 2 years ago