RainEggplant/vscode-verilog-integration external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

RainEggplant/vscode-verilog-integration

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/RainEggplant/vscode-verilog-integration)

Close

RainEggplant / vscode-verilog-integrationView on GitHubMore

• External links
• Readme badge

使用 VSCode 舒适地开发 Verilog

☆36Aug 11, 2020Updated 6 years ago

Alternatives and similar repositories for vscode-verilog-integration

Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• Xilinx / qep-drivers

  View on GitHub
  ☆11Jan 8, 2021Updated 5 years ago
• TCL606 / Image-Processing

  View on GitHub
  清华大学电子系2022小学期Matlab图像处理大作业
  ☆26Jun 4, 2023Updated 3 years ago
• TCL606 / Music_Generator

  View on GitHub
  清华大学电子系2022小学期Matlab音乐合成大作业
  ☆26Jan 5, 2023Updated 3 years ago
• rdou / UVM-Verification-Testbench-For-SimpleBus

  View on GitHub
  ☆12May 31, 2016Updated 10 years ago
• yonseicasl / Nebula

  View on GitHub
  Nebula: Deep Neural Network Benchmarks in C++
  ☆13Sep 2, 2026Updated 2 weeks ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• junganghu / NetFPGA-SUME-live

  View on GitHub
  ☆10Jul 29, 2018Updated 8 years ago
• FPGALibre / fpgacores

  View on GitHub
  IP cores for the FPGA Libre project
  ☆12Aug 7, 2017Updated 9 years ago
• DragonAura / EE_DA_OJ

  View on GitHub
  2022 秋季学期清华大学电子系数据与算法课程 OJ 参考解答
  ☆10Jun 18, 2023Updated 3 years ago
• sunzhengyuan / auto_simulate

  View on GitHub
  Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
  ☆12Aug 8, 2019Updated 7 years ago
• taichi-ishitani / tvip-apb

  View on GitHub
  Verification IP for AMBA APB Protocol
  ☆35Nov 7, 2023Updated 2 years ago
• filipamator / adpll

  View on GitHub
  All digital PLL
  ☆31Dec 19, 2017Updated 8 years ago
• PLUTO-SCY / Python-Face_Recognition

  View on GitHub
  清华大学电子系--大一下小学期python大作业--一个很简陋的基于的机器学习的人脸识别系统
  ☆10Sep 2, 2022Updated 4 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• maltanar / spmv-vector-cache

  View on GitHub
  A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
  ☆10Sep 7, 2015Updated 11 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 10 years ago
• Timothy-Liuxf / PipelineCPU

  View on GitHub
  清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU
  ☆13Aug 8, 2021Updated 5 years ago
• Zuoqiu-Yingyi / siyuan-plugin-jupyter-client

  View on GitHub
  [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)
  ☆12Updated this week
• rggen / rggen-sample-testbench

  View on GitHub
  ☆16Jul 15, 2026Updated 2 months ago
• suisuisi / KnowledgeGraphofFPGA

  View on GitHub
  Knowledge Graph of FPGA
  ☆14Aug 21, 2021Updated 5 years ago
• imokanj / clk_rst_agent

  View on GitHub
  UVM Clock and Reset Agent
  ☆15Jun 29, 2017Updated 9 years ago
• RainEggplant / mips_pipeline_cpu

  View on GitHub
  a simple MIPS CPU for the Fundamental Experiment of Digital Logic and Processor course of EE, Tsinghua University
  ☆15Oct 16, 2019Updated 6 years ago
• roife / roife.github.io

  View on GitHub
  My blog
  ☆11Jul 6, 2025Updated last year
• bmpenuelas / systemverilog-formatter-vscode

  View on GitHub
  Beautify SystemVerilog code in VSCode through Verible
  ☆22Sep 13, 2026Updated last week
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• atmughrabi / OpenGraph

  View on GitHub
  OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP.
  ☆14Apr 27, 2024Updated 2 years ago
• CMU-SAFARI / MemSchedSim

  View on GitHub
  This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…
  ☆12Jan 18, 2016Updated 10 years ago
• mshr-h / vscode-systemverilog-support

  View on GitHub
  [deprecated]use mshr-h/vscode-verilog-hdl-support
  ☆24Nov 3, 2018Updated 7 years ago
• qiujiandong / srio-controller

  View on GitHub
  在FPGA上实现SRIO收发控制器
  ☆11Sep 30, 2022Updated 3 years ago
• NJU-ProjectN / riscv-tests-am

  View on GitHub
  ☆17Jul 23, 2025Updated last year
• deval-mehta / spr_riav_real_time

  View on GitHub
  Real-time implementation of the star pattern recognition technique based on rotation-invariant additive vector sequence
  ☆10Jan 31, 2021Updated 5 years ago
• cucapra / gem5-mesh

  View on GitHub
  Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.
  ☆13Oct 14, 2021Updated 4 years ago
• mcrl / NVMe

  View on GitHub
  ☆42Jul 4, 2026Updated 2 months ago
• stocks29 / dice

  View on GitHub
  Roll the dice, in elixir
  ☆14Dec 13, 2016Updated 9 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• Bucknalla / ip_cores

  View on GitHub
  Verilog IP Cores & Tests
  ☆13May 3, 2018Updated 8 years ago
• SoCXin / RISC-V

  View on GitHub
  RISC-V Architecture
  ☆22Jan 2, 2023Updated 3 years ago
• INTI-CMNB / Lattuino_IP_Core

  View on GitHub
  An Arduino UNO compatible implementation for the iCE40 FPGAs
  ☆20Oct 7, 2020Updated 5 years ago
• immortal3 / KV-picoGPT

  View on GitHub
  An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.
  ☆11Feb 12, 2023Updated 3 years ago
• ultraembedded / core_ram_tester

  View on GitHub
  AXI-4 RAM Tester Component
  ☆21Aug 5, 2020Updated 6 years ago
• Digilent / Arty-Pmod-VGA

  View on GitHub
  ☆12Dec 8, 2017Updated 8 years ago
• esromneb / verilator-project-template

  View on GitHub
  Template Verilator project for beginners
  ☆13Feb 2, 2023Updated 3 years ago