RainEggplant / vscode-verilog-integrationLinks
使用 VSCode 舒适地开发 Verilog
☆33Updated 5 years ago
Alternatives and similar repositories for vscode-verilog-integration
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below
Sorting:
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- ☆65Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆108Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆103Updated last year
- VSCode extension for enhancing verilog☆25Updated last year
- AXI协议规范中文翻译版☆160Updated 3 years ago
- ☆64Updated 2 years ago
- Verilog formatter☆198Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- OpenXuantie - OpenE902 Core☆154Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- ☆86Updated this week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- A basic SpinalHDL project☆88Updated 2 weeks ago
- All digital PLL☆28Updated 7 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Some useful documents of Synopsys☆82Updated 3 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- 国产VU13P加速卡资料☆76Updated 5 months ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- ☆68Updated 9 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- There is segmentation fault of VCS which should be fixed.☆36Updated last year
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- Cortex M0 based SoC☆74Updated 3 years ago