使用 VSCode 舒适地开发 Verilog
☆36Aug 11, 2020Updated 5 years ago
Alternatives and similar repositories for vscode-verilog-integration
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below
Sorting:
- ☆11Jan 8, 2021Updated 5 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- A Low Poly Style Picture Generator by Python☆11Feb 21, 2019Updated 7 years ago
- The MiniDecaf test cases.☆18May 15, 2025Updated 10 months ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 8 months ago
- An Introduction to Using Jekyll With Bootstrap 4☆12Oct 6, 2022Updated 3 years ago
- ☆17Aug 22, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆11Sep 7, 2024Updated last year
- ☆16Feb 5, 2026Updated last month
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Feb 28, 2026Updated 3 weeks ago
- Advanced IDE for developing MicroPython app with ESP8266 board☆12Mar 15, 2017Updated 9 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- ☆14Jul 23, 2025Updated 7 months ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Oct 14, 2021Updated 4 years ago
- Real-time implementation of the star pattern recognition technique based on rotation-invariant additive vector sequence☆10Jan 31, 2021Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Roll the dice, in elixir☆14Dec 13, 2016Updated 9 years ago
- Adds Switch's UI sounds to your keyboard presses.☆11Jun 23, 2022Updated 3 years ago
- My blog☆11Jul 6, 2025Updated 8 months ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP.☆12Apr 27, 2024Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆12Dec 8, 2017Updated 8 years ago