RainEggplant / vscode-verilog-integration
使用 VSCode 舒适地开发 Verilog
☆28Updated 4 years ago
Related projects: ⓘ
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆46Updated last year
- ☆57Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆126Updated 3 months ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- VSCode extension for enhancing verilog☆24Updated 4 months ago
- ☆35Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆104Updated 2 years ago
- ☆61Updated last year
- ☆54Updated 2 months ago
- ☆43Updated this week
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- UVM实战随书源码☆42Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆54Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆20Updated last year
- ☆36Updated 5 years ago
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- All digital PLL☆24Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆98Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- Cortex M0 based SoC☆68Updated 3 years ago
- SDRAM controller with AXI4 interface☆75Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆66Updated 6 years ago
- ☆17Updated last year
- Verilog极简教程☆35Updated 5 years ago
- ☆75Updated last week
- commit rtl and build cosim env☆13Updated 7 months ago
- AXI协议规范中文翻译版☆124Updated 2 years ago
- ☆31Updated 7 months ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 3 years ago