RainEggplant / vscode-verilog-integrationLinks
使用 VSCode 舒适地开发 Verilog
☆35Updated 5 years ago
Alternatives and similar repositories for vscode-verilog-integration
Users that are interested in vscode-verilog-integration are comparing it to the libraries listed below
Sorting:
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- ☆65Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆147Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- VSCode extension for enhancing verilog☆25Updated last year
- There is segmentation fault of VCS which should be fixed.☆39Updated 2 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- 国产VU13P加速卡资料☆80Updated 9 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆108Updated 2 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆146Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆115Updated 4 years ago
- understanding of cocotb （In Chinese Only）☆20Updated 6 months ago
- A collection of license features from a varity of EDA vendors☆79Updated 4 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆47Updated 3 years ago
- HYF's high quality verilog codes☆16Updated 11 months ago
- ☆80Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆195Updated 3 months ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆18Updated 3 years ago
- ☆73Updated 9 years ago
- UVM实战随书源码☆57Updated 6 years ago