Alternatives and similar repositories for homebrew-verible:

Users that are interested in homebrew-verible are comparing it to the libraries listed below

• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆51Updated last year
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆96Updated 3 months ago
• imc-trading / svlangserver
  ☆106Updated 9 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated last year
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆154Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 4 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated last month
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated last month
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆35Updated 6 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆74Updated 3 months ago
• chipsalliance / uvm-verilator
  ☆87Updated last year
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆37Updated 5 years ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 5 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 4 months ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆30Updated last week
• mattvenn / logo-to-gds2
  ☆17Updated 2 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆108Updated 4 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆73Updated 2 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆73Updated last week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆200Updated 8 months ago
• gmlarumbe / tree-sitter-systemverilog
  Rewrite of tree-sitter-verilog
  ☆16Updated last month
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆33Updated 4 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 9 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆74Updated this week
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆29Updated last month
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 3 months ago
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆43Updated 11 months ago