☆25Jul 14, 2025Updated last year
Alternatives and similar repositories for homebrew-verible
Users that are interested in homebrew-verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆20Jul 18, 2026Updated last week
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- S3Zilla... an S3 File Transfer Client with a GUI developed using Tkinter☆12Feb 7, 2026Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 5 months ago
- Simple but reliable memory allocator for embedded Rust and #![no_std]☆15Sep 19, 2024Updated last year
- Tutorial for BeeInvaders game on the Basys3 FPGA board☆12Jul 17, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- A mine sweeper implementation for the flipper zero.☆13Mar 5, 2026Updated 4 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- ☆13Feb 28, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The first open source triton inference engine for Stable Diffusion, specifically for sdxl☆12Nov 27, 2023Updated 2 years ago
- ☆12May 26, 2025Updated last year
- The directory to save the GD32VF103 relevant Boards' documents☆15Oct 31, 2020Updated 5 years ago
- quick line count by extension☆21Feb 10, 2021Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- GUI Configuration tool for WIZnet serial to ethernet devices.☆24Updated this week
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- A computer for human beings.☆49Nov 8, 2024Updated last year
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Circuit Toolbox for Matlab/Octave☆20Jun 18, 2015Updated 11 years ago
- Bazel rule for building a python wheel☆12Oct 10, 2020Updated 5 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- A minimal GNU Octave package.☆14Mar 10, 2026Updated 4 months ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago