chipsalliance / homebrew-verible

Related projects ⓘ

Alternatives and complementary repositories for homebrew-verible

• imc-trading / svlangserver
  ☆100Updated 5 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated 3 weeks ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 10 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆65Updated this week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆46Updated 8 months ago
• chipsalliance / uvm-verilator
  ☆73Updated last year
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆45Updated this week
• OSVVM / Documentation
  OSVVM Documentation
  ☆30Updated 3 weeks ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆58Updated 2 months ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆57Updated last month
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated 3 weeks ago
• slaclab / ruckus
  Vivado build system
  ☆70Updated last month
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆192Updated 5 months ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆52Updated 3 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆47Updated last week
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆99Updated last month
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆36Updated 5 years ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆56Updated 3 years ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆43Updated 3 years ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆19Updated this week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆140Updated this week
• n-kremeris / verilator_basics
  ☆50Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆129Updated this week
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆107Updated last month
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated this week
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆44Updated 3 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆101Updated 8 months ago