Alternatives and similar repositories for homebrew-verible:

Users that are interested in homebrew-verible are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆104Updated 7 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆95Updated 2 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆72Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆148Updated 3 weeks ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆50Updated 11 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated this week
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆48Updated 2 weeks ago
• chipsalliance / uvm-verilator
  ☆81Updated last year
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆103Updated 3 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• n-kremeris / verilator_basics
  ☆52Updated last year
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 4 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆71Updated this week
• alainmarcel / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆17Updated 3 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆64Updated 9 months ago
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 8 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 2 weeks ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆29Updated last week
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆50Updated last month
• OSVVM / Documentation
  OSVVM Documentation
  ☆32Updated last month
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆43Updated 4 years ago
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆31Updated 2 months ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆60Updated 3 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆142Updated 2 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆41Updated 10 months ago
• pieter3d / simview
  ☆76Updated 10 months ago