VSCode extension for enhancing verilog
☆25Apr 27, 2024Updated 2 years ago
Alternatives and similar repositories for VSCode_Extension_Verilog
Users that are interested in VSCode_Extension_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Nov 24, 2020Updated 5 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 3 weeks ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog formatter☆207Mar 25, 2026Updated 5 months ago
- Contains Matlab codes for Performance analysis of OFDM system over different wireless channel model for variable cyclic prefix length☆17Oct 29, 2020Updated 5 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- One Instruction Set Computer☆12Aug 18, 2017Updated 9 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 2 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Swan Benchmark Suite☆14Sep 17, 2025Updated 11 months ago
- SpringMVC + Hibernate + Shiro 个人博客☆15Aug 28, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 9 months ago
- A Visual Studio Code symbols provider based on Ctags☆32Jun 30, 2026Updated 2 months ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- Comparative analysis of mmWave channel models☆15Dec 1, 2017Updated 8 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 正点原子开拓者&新起点FPGA开发板例程☆16Nov 29, 2019Updated 6 years ago
- ☆17Jul 10, 2026Updated last month
- Open source SDK for FR8012H/FR8013H/FR8016H/FR8018H. Access http://www.freqchip.net if any issue.☆24Aug 20, 2020Updated 6 years ago
- Read only mirror of SVN ChibiOS repository. Official forum http://forum.chibios.org Bugtracker http://sourceforge.net/projects/chibios☆18Sep 2, 2019Updated 7 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A player using ffmpeg and qt☆11May 17, 2017Updated 9 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- ☆14Dec 27, 2017Updated 8 years ago
- LabVIEW版本调用JLinkARM共享库☆11Feb 10, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 5 months ago
- ☆18Feb 25, 2026Updated 6 months ago
- There is segmentation fault of VCS which should be fixed.☆46Sep 19, 2023Updated 2 years ago
- ☆13Aug 8, 2024Updated 2 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago
- Batched High-dimensional Bayesian Optimization via Structural Kernel Learning☆15Dec 30, 2018Updated 7 years ago
- 《宝可梦》VC补丁应用工具☆14Sep 9, 2022Updated 3 years ago