truecrab / VSCode_Extension_VerilogLinks
VSCode extension for enhancing verilog
☆25Updated last year
Alternatives and similar repositories for VSCode_Extension_Verilog
Users that are interested in VSCode_Extension_Verilog are comparing it to the libraries listed below
Sorting:
- ☆65Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- 使用 VSCode 舒适地开发 Verilog☆35Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- There is segmentation fault of VCS which should be fixed.☆38Updated 2 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆144Updated last year
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- UVM实战随书源码☆56Updated 6 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆23Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆143Updated last year
- ☆69Updated 9 years ago
- ☆74Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- AHB3-Lite Interconnect☆95Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Verilog极简教程☆35Updated 6 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 4 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆33Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago