truecrab / VSCode_Extension_Verilog
VSCode extension for enhancing verilog
☆24Updated 9 months ago
Alternatives and similar repositories for VSCode_Extension_Verilog:
Users that are interested in VSCode_Extension_Verilog are comparing it to the libraries listed below
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆60Updated 4 years ago
- Verilog极简教程☆35Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- 使用 VSCode 舒适地开发 Verilog☆29Updated 4 years ago
- FFT generator using Chisel☆57Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago
- UVM实战随书源码☆48Updated 6 years ago
- Some useful documents of Synopsys☆61Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆82Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆88Updated last year
- ☆23Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- AXI总线连接器☆94Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆45Updated 4 years ago
- ☆36Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆31Updated 4 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- There is segmentation fault of VCS which should be fixed.☆30Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago