truecrab / VSCode_Extension_VerilogLinks
VSCode extension for enhancing verilog
☆25Updated last year
Alternatives and similar repositories for VSCode_Extension_Verilog
Users that are interested in VSCode_Extension_Verilog are comparing it to the libraries listed below
Sorting:
- ☆65Updated 5 years ago
- 使用 VSCode 舒适地开发 Verilog☆34Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- ☆69Updated 9 years ago
- AXI总线连接器☆103Updated 5 years ago
- Some useful documents of Synopsys☆85Updated 3 years ago
- UVM实战随书源码☆54Updated 6 years ago
- ☆73Updated 4 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AHB3-Lite Interconnect☆93Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆140Updated last year
- There is segmentation fault of VCS which should be fixed.☆38Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- Verilog极简教程☆37Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆74Updated last month
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆208Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- round robin arbiter☆75Updated 11 years ago