truecrab / VSCode_Extension_Verilog
VSCode extension for enhancing verilog
☆24Updated 11 months ago
Alternatives and similar repositories for VSCode_Extension_Verilog:
Users that are interested in VSCode_Extension_Verilog are comparing it to the libraries listed below
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆63Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Verilog极简教程☆36Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- 使用 VSCode 舒适地开发 Verilog☆30Updated 4 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 2 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- ☆36Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- ☆64Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- understanding of cocotb (In Chinese Only)☆15Updated last year
- Implement a bitonic sorting network on FPGA☆42Updated 3 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- ☆60Updated 9 years ago
- ☆47Updated 2 years ago
- ☆57Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- ☆23Updated 5 years ago