betrusted-io / gatewareLinks
IP submodules, formatted for easier CI integration
☆30Updated last week
Alternatives and similar repositories for gateware
Users that are interested in gateware are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago
- ☆64Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 6 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago
- Small footprint and configurable SPI core☆43Updated 2 weeks ago
- ☆44Updated 6 months ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆66Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 9 months ago
- 妖 刀夢渡☆60Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Simplified environment for litex☆14Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Betrusted embedded controller (UP5K)☆48Updated last year