betrusted-io / gateware
IP submodules, formatted for easier CI integration
☆29Updated last year
Alternatives and similar repositories for gateware:
Users that are interested in gateware are comparing it to the libraries listed below
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 8 months ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last week
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- MBLANC: mini Board Lab and Companion☆11Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 4 years ago
- ☆22Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- USB 1.1 Device IP Core☆20Updated 7 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago