IP submodules, formatted for easier CI integration
☆31Sep 22, 2025Updated 11 months ago
Alternatives and similar repositories for gateware
Users that are interested in gateware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- Betrusted main SoC design☆161Jul 22, 2025Updated last year
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 3 months ago
- Betrusted embedded controller (UP5K)☆50Dec 22, 2023Updated 2 years ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 7 months ago
- Dynamic Link Exchange Protocol implementation☆13Oct 18, 2021Updated 4 years ago
- Qiling Framework Documentation☆18Mar 9, 2025Updated last year
- ☆45Mar 12, 2025Updated last year
- ☆14Nov 14, 2022Updated 3 years ago
- ODAS: Open embeddeD Audition System☆11Mar 20, 2021Updated 5 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- FPGA Odysseus with ULX3S☆73Nov 1, 2023Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Apr 3, 2025Updated last year
- ☆17Aug 16, 2023Updated 3 years ago
- Support files for participating in a Fomu workshop☆170Mar 17, 2024Updated 2 years ago
- A Curated Directory of Awesome Cologne Chips' GateMate FPGA Links.☆34Feb 21, 2026Updated 6 months ago
- Pothos bindings for GNU Radio blocks☆12Dec 28, 2020Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆65Feb 9, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Just-in-Time compilation of bpf☆32Jul 15, 2025Updated last year
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆16Jan 13, 2026Updated 7 months ago
- Tiny project with that demonstrates how to enable Return Flow Guard☆13Feb 7, 2017Updated 9 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- Utilities to flash Fomu from a Raspberry Pi☆23Jan 26, 2022Updated 4 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPU Re-Implementation for PS1 Game Console.☆17May 8, 2021Updated 5 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆11Sep 25, 2013Updated 12 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- Single-file-header, stripped-down version of the heatshrink decompression algorithm.☆30Jun 19, 2024Updated 2 years ago
- ☆13Jan 6, 2021Updated 5 years ago
- Example projects/code for the OrangeCrab☆111May 7, 2024Updated 2 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago