betrusted-io / gatewareLinks
IP submodules, formatted for easier CI integration
☆30Updated last week
Alternatives and similar repositories for gateware
Users that are interested in gateware are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 7 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆95Updated 5 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- ☆16Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- ☆44Updated 4 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated last month
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago