betrusted-io / gatewareLinks
IP submodules, formatted for easier CI integration
☆30Updated last month
Alternatives and similar repositories for gateware
Users that are interested in gateware are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Small footprint and configurable SPI core☆42Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ice40 USB Analyzer☆58Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 5 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆66Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- Gateware for USB2Sniffer☆30Updated 4 years ago
- Betrusted embedded controller (UP5K)☆47Updated last year
- Utilities for working with a Wishbone bus in an embedded device☆44Updated 2 weeks ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆71Updated 3 months ago
- PCIe analyzer experiments☆61Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- ☆44Updated 6 months ago
- Simplified environment for litex☆14Updated 4 years ago
- ☆16Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Low-cost ECP5 FPGA development board☆78Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 5 months ago