IO expansion board compatible with Digilent Arty A7
☆12Aug 7, 2023Updated 2 years ago
Alternatives and similar repositories for arty-expansion-board
Users that are interested in arty-expansion-board are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Resource (icon) extraction tools☆13Apr 22, 2024Updated 2 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 4 years ago
- ☆17Jul 10, 2025Updated 11 months ago
- AXI Formal Verification IP☆24Apr 28, 2021Updated 5 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A docker build for rq workers☆11Nov 5, 2018Updated 7 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- open source eye tracker☆20Dec 17, 2018Updated 7 years ago
- Flexible PCB designed to interface Allied Vision embedded vision cameras that feature MIPI CSI-2 with a range of hardware platforms by An…☆12Aug 7, 2023Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- Pupil Response Estimation Toolbox☆20Aug 5, 2020Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Recording and processing Tobii eyeX and 4C with the standard SDK☆14Apr 12, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python class that performs finite impulse response fitting on time series data.☆20Apr 22, 2026Updated last month
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆33Dec 11, 2025Updated 6 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆15Sep 19, 2019Updated 6 years ago
- An interpreter of subset of Python in Go☆50May 18, 2023Updated 3 years ago
- Library to enable the External Memory Bus/Static Memory Controller on the Arduino Due board.☆17Jul 15, 2018Updated 7 years ago
- Arduino Wifi spectrum analyzer 2.4ghz with oled display☆13Feb 10, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- ☆25May 30, 2015Updated 11 years ago
- A small ANSI C static library to control terminals compatible with ANSI/ISO/VT-100 control sequences.☆18May 5, 2021Updated 5 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- ffmpeg - Frame Accurate Seeking Extension - A library to accomplish frame-accurate seeking, and frame-counting, for video processing appl…☆43Dec 10, 2009Updated 16 years ago
- ☆26Aug 7, 2023Updated 2 years ago
- Swift SFTP Client Framework☆29Sep 28, 2025Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆85Feb 7, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Learn FPGAs by building interesting hardware projects.☆25Apr 25, 2022Updated 4 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- DVI for HSTX☆24Mar 23, 2025Updated last year
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago