antmicro / arty-expansion-board
IO expansion board compatible with Digilent Arty A7
☆10Updated last year
Alternatives and similar repositories for arty-expansion-board:
Users that are interested in arty-expansion-board are comparing it to the libraries listed below
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Löwe FPGA Board☆12Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago