antmicro / arty-expansion-board
IO expansion board compatible with Digilent Arty A7
☆10Updated last year
Alternatives and similar repositories for arty-expansion-board:
Users that are interested in arty-expansion-board are comparing it to the libraries listed below
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Löwe FPGA Board☆12Updated last year
- Cross compile FPGA tools☆22Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Wishbone bridge over SPI☆11Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated 11 months ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago