antmicro / arty-expansion-boardLinks
IO expansion board compatible with Digilent Arty A7
☆11Updated last year
Alternatives and similar repositories for arty-expansion-board
Users that are interested in arty-expansion-board are comparing it to the libraries listed below
Sorting:
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated 11 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Löwe FPGA Board☆12Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated this week
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- My pergola FPGA projects☆30Updated 4 years ago