antmicro / arty-expansion-boardLinks
IO expansion board compatible with Digilent Arty A7
☆11Updated 2 years ago
Alternatives and similar repositories for arty-expansion-board
Users that are interested in arty-expansion-board are comparing it to the libraries listed below
Sorting:
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆26Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A simple script to build open-source FPGA tools.☆15Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 weeks ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago