stippeng / ldpcLinks
The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.springer.com/article/10.1007%2Fs10470-012-9895-7 )
☆11Updated 10 years ago
Alternatives and similar repositories for ldpc
Users that are interested in ldpc are comparing it to the libraries listed below
Sorting:
- The source codes of the fast x86 LDPC decoder published☆28Updated 5 years ago
 - SIMD-LDPC based on 5G New Radio supporting SSE, AVX2 and AVX512.☆15Updated 6 years ago
 - High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Updated 6 years ago
 - Orthogonal Frequency Division Multiplexing pipeline☆31Updated 7 years ago
 - Playing with Low-density parity-check codes☆98Updated 2 years ago
 - LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
 - Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
 - Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
 - Verilog实现OFDM基带☆44Updated 9 years ago
 - IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
 - Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
 - Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
 - IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
 - 5G NR LDPC C++ Implementation☆23Updated 3 years ago
 - LDPC decoders for ARM processor☆11Updated 4 years ago
 - Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆123Updated 3 months ago
 - MATLAB toolbox for ADI high speed converter products☆27Updated 3 months ago
 - This is a CUDA application for LDPC-CC Decoder☆15Updated 10 years ago
 - Software for Low Density Parity Check codes☆285Updated 5 years ago
 - ☆40Updated 8 years ago
 - User BCH encode/decode library based on bch module from linux kernel☆32Updated 10 years ago
 - MATLAB toolbox for ADI transceiver products☆63Updated 7 months ago
 - RTL implementation of components for DVB-S2☆128Updated 2 years ago
 - polar codes encoding and successive cancellation decoding in matlab.☆19Updated 8 years ago
 - Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆105Updated 4 years ago
 - HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
 - Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
 - Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
 - CUDA implementation of LDPC decoding algorithm☆40Updated 4 years ago
 - JESD204B core for Migen/MiSoC☆35Updated 4 years ago