stippeng / ldpcLinks
The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.springer.com/article/10.1007%2Fs10470-012-9895-7 )
☆11Updated 11 years ago
Alternatives and similar repositories for ldpc
Users that are interested in ldpc are comparing it to the libraries listed below
Sorting:
- The source codes of the fast x86 LDPC decoder published☆29Updated 5 years ago
- SIMD-LDPC based on 5G New Radio supporting SSE, AVX2 and AVX512.☆15Updated 6 years ago
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Updated 7 years ago
- Orthogonal Frequency Division Multiplexing pipeline☆31Updated 7 years ago
- This is a CUDA application for LDPC-CC Decoder☆15Updated 10 years ago
- Playing with Low-density parity-check codes☆99Updated 2 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Open-source 802.11a WLAN PHY☆66Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- User BCH encode/decode library based on bch module from linux kernel☆32Updated 10 years ago
- LDPC decoders for ARM processor☆12Updated 4 years ago
- MATLAB-based FIR filter design☆62Updated last year
- Low density parity check codes. Encoder and belief propagation decoder written in C++.☆38Updated 5 years ago
- The source codes of the proposed NB-LDPC decoder published in IEEE Communications Letters☆12Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- CUDA implementation of LDPC decoding algorithm☆42Updated 5 years ago
- Software for Low Density Parity Check codes☆286Updated 5 years ago
- Bit Error Rate (BER) and Frame Error Rate (FER) references. Most of those results have been simulated with AFF3CT.☆15Updated 3 months ago
- polar codes encoding and successive cancellation decoding in matlab.☆19Updated 8 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Updated 3 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 3 years ago
- RTL implementation of components for DVB-S2☆131Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Small code examples using AFF3CT as a library.☆17Updated 3 weeks ago