mattuna15 / merlin
Learn how to create your own 32-bit system from scratch.
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for merlin
- Supporting hardware, expansions and projects for the rosco_m68k☆14Updated 11 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- rtf8088☆10Updated 10 years ago
- VGA-compatible text mode functionality☆13Updated 4 years ago
- Builds a standalone m68k GCC cross compiler, based on bebbo's amiga-gcc script☆19Updated last week
- A very simple RISC-V ISA emulator.☆35Updated 3 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆41Updated 2 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆16Updated 2 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 2 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 8 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated 2 months ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- XT-like PC written in SystemVerilog☆13Updated last year
- Simple custom computer on a FPGA☆26Updated 10 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- A simple ROM based monitor, for my homebrew 68000 computer☆15Updated 8 years ago
- Z80 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board☆8Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- Simple 6502 system on a ULX3S FPGA board☆16Updated 4 years ago
- My 32-bit RISC CPU for smallish FPGAs☆17Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago