jialinlu / SDM-DSEView external linksLinks
☆12Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for SDM-DSE
Users that are interested in SDM-DSE are comparing it to the libraries listed below
Sorting:
- ☆32Nov 27, 2023Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆23Dec 9, 2024Updated last year
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆22Jan 25, 2026Updated 3 weeks ago
- ☆14Aug 17, 2024Updated last year
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- ☆74Oct 29, 2025Updated 3 months ago
- PyRect is a simple module with a Rect class for Pygame-like rectangular areas.☆13Aug 18, 2024Updated last year
- This repository contains the code to solve rectilinear packing problem☆14Dec 15, 2020Updated 5 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- Implementation of GraphNVP(https://arxiv.org/abs/1905.11600) using PyTorch.☆13Jun 12, 2021Updated 4 years ago
- ☆15Jul 14, 2024Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆177Oct 6, 2025Updated 4 months ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- ☆13Sep 4, 2025Updated 5 months ago
- Allows to quickly create and link xournal++ files☆16Oct 1, 2023Updated 2 years ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆15Sep 23, 2021Updated 4 years ago
- Circuitikz symbols for inkscape☆85May 19, 2024Updated last year
- Python Library for rectangular decomposition of 2D binary images. Useful for ARD(Adaptive Rectangular Decomposition) sound simulation.☆17Jun 13, 2023Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago
- ☆125Jan 20, 2026Updated 3 weeks ago
- Send and receive data by sound wave。通过声波发送和接收数据（声波通信、声音通信）。使用快速傅里叶变换获取声音频率，然后对频率进行分段编码，可支持任意字符。☆18Dec 18, 2022Updated 3 years ago
- Open-source PDK version manager☆39Nov 25, 2025Updated 2 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- Custom IC Design Platform☆46Updated this week
- A Photo and Video Gallery Written in Flask☆22Jan 30, 2026Updated 2 weeks ago
- Reinforcement Learning Methodology for 2D Irregular Packing Problem☆25Jun 15, 2021Updated 4 years ago
- Gaussian Process and Uncertainty Quantification Summer School 2018☆31Dec 15, 2022Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Jan 2, 2021Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago
- A Framework for Hardware-Aware LLM Exploration☆37Updated this week
- ☆29Aug 6, 2018Updated 7 years ago
- 中国法定节假日日期数 据库☆48Nov 10, 2025Updated 3 months ago
- ☆36Jul 25, 2022Updated 3 years ago