jialinlu / SDM-DSELinks
☆11Updated last year
Alternatives and similar repositories for SDM-DSE
Users that are interested in SDM-DSE are comparing it to the libraries listed below
Sorting:
- ☆28Updated last year
- ☆314Updated 2 months ago
- Machine Generated Analog IC Layout☆254Updated last year
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆214Updated last month
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆161Updated last month
- ☆60Updated 2 weeks ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆69Updated 8 months ago
- ☆150Updated 2 years ago
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆99Updated 5 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆39Updated last year
- ☆86Updated last month
- awesome-Analog-IC-Design-Automation☆40Updated 2 years ago
- ☆188Updated 6 months ago
- A seamless python to Cadence Virtuoso Skill interface☆234Updated 7 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Updated 11 months ago
- Read Spectre PSF files☆68Updated last month
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆175Updated 10 months ago
- ☆37Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- ☆46Updated last year
- Gm over Id methodology☆29Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆186Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Updated 2 years ago
- ☆172Updated 4 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago