☆12Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for SDM-DSE
Users that are interested in SDM-DSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Nov 27, 2023Updated 2 years ago
- ☆15Apr 2, 2026Updated last month
- PyRect is a simple module with a Rect class for Pygame-like rectangular areas.☆13Aug 18, 2024Updated last year
- Implementation of GraphNVP(https://arxiv.org/abs/1905.11600) using PyTorch.☆13Jun 12, 2021Updated 4 years ago
- Python Library for rectangular decomposition of 2D binary images. Useful for ARD(Adaptive Rectangular Decomposition) sound simulation.☆17Jun 13, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 4, 2025Updated 8 months ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- This repository contains the code to solve rectilinear packing problem☆14Dec 15, 2020Updated 5 years ago
- Circuitikz symbols for inkscape☆93May 19, 2024Updated last year
- ☆15Jul 14, 2024Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆20Apr 20, 2019Updated 7 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Allows to quickly create and link xournal++ files☆15Oct 1, 2023Updated 2 years ago
- ☆80Oct 29, 2025Updated 6 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Gaussian Process and Uncertainty Quantification Summer School 2018☆31Dec 15, 2022Updated 3 years ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆164Feb 22, 2026Updated 2 months ago
- D-VAE: A Variational Autoencoder for Directed Acyclic Graphs, NeurIPS 2019☆146Sep 23, 2020Updated 5 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆32Jun 5, 2024Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆209Oct 6, 2025Updated 7 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆15Jan 10, 2026Updated 3 months ago
- Send and receive data by sound wave。通过声波发送和接收数据（声波通信、声音通信）。使用快速傅里叶变换获取声音频率，然后对频率进行分段编码，可支持任意字符。☆18Dec 18, 2022Updated 3 years ago
- Reinforcement Learning Methodology for 2D Irregular Packing Problem☆26Jun 15, 2021Updated 4 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆32Jan 25, 2026Updated 3 months ago
- A Photo and Video Gallery Written in Flask☆22Apr 30, 2026Updated last week
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆23Dec 9, 2024Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆16Apr 12, 2026Updated 3 weeks ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆15Sep 23, 2021Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- ☆30Aug 6, 2018Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- 多线程顺序下载OneDrive视频（不仅仅是视频，其他文件理论上也可以），实现边下边播不卡顿☆37Jun 3, 2019Updated 6 years ago