Alternatives and similar repositories for SDM-DSE:

Users that are interested in SDM-DSE are comparing it to the libraries listed below

• jialinlu / OPAMP-Generator
  ☆27Updated last year
• ucb-art / BAG_framework
  ☆146Updated 2 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆218Updated 8 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• SudeepGopavaram / Automating_Analog_Layout_Using_Python_Package_GLayout
  This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…
  ☆11Updated 3 months ago
• ALIGN-analoglayout / ALIGN-public
  ☆277Updated last month
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated 3 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆61Updated 9 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆41Updated 4 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆55Updated 2 months ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆114Updated 10 months ago
• rahulk29 / sram22_sky130_macros
  SKY130 SRAM macros generated by SRAM 22
  ☆11Updated last month
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆39Updated this week
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆68Updated 2 years ago
• muhammadaldacher / Analog-Design-of-Dynamic-Comparator
  This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…
  ☆13Updated last year
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆61Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 10 months ago
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆20Updated last year
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆11Updated last year
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆141Updated 2 months ago
• parkerluxu / awesome-Analog-IC-Design-Automation
  awesome-Analog-IC-Design-Automation
  ☆30Updated last year
• ABKGroup / PROBE3.0
  ☆36Updated 9 months ago
• CODA-Team / AnalogGym
  ☆28Updated 3 months ago
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆33Updated 6 months ago
• muhammadaldacher / Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC
  This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …
  ☆23Updated 5 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆52Updated 7 years ago
• ucb-art / bag
  BAG framework
  ☆22Updated 3 weeks ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆30Updated 5 years ago
• bmurmann / ADC-survey
  ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
  ☆175Updated 5 months ago
• AMS-Net / ams-net.github.io
  ☆18Updated 6 months ago