jialinlu / SDM-DSE
☆11Updated last year
Alternatives and similar repositories for SDM-DSE:
Users that are interested in SDM-DSE are comparing it to the libraries listed below
- ☆27Updated last year
- ☆38Updated this week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- ☆43Updated last year
- Read Spectre PSF files☆61Updated 3 weeks ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated last month
- ☆23Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- ☆149Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆53Updated 3 months ago
- ☆296Updated last month
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆86Updated last week
- Artificial Netlist Generator☆38Updated last year
- ☆18Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆36Updated 6 months ago
- Machine Generated Analog IC Layout☆232Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- awesome-Analog-IC-Design-Automation☆34Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- Gm over Id methodology☆20Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆43Updated this week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆12Updated 6 months ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- ☆77Updated 3 months ago