Alternatives and similar repositories for SDM-DSE

Users that are interested in SDM-DSE are comparing it to the libraries listed below

• jialinlu / OPAMP-Generator
  ☆30Updated 2 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆324Updated this week
• CODA-Team / AnalogGym
  ☆69Updated last month
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆261Updated last year
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆171Updated 2 months ago
• AvestimehrResearchGroup / AICircuit
  The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
  ☆75Updated 10 months ago
• bmurmann / ADC-survey
  ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
  ☆233Updated 3 months ago
• ucb-art / BAG_framework
  ☆155Updated 3 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆66Updated 5 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆48Updated 5 years ago
• SudeepGopavaram / Automating_Analog_Layout_Using_Python_Package_GLayout
  This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…
  ☆13Updated last year
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆186Updated last year
• sandarm-1 / Gm_over_Id_methodology
  Gm over Id methodology
  ☆34Updated 3 years ago
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated last year
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆108Updated 3 weeks ago
• laiyao1 / AnalogCoder
  ☆105Updated 3 months ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆244Updated 9 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆59Updated 5 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆69Updated last week
• muhammadaldacher / Analog-Design-of-Dynamic-Comparator
  This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…
  ☆15Updated 2 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆80Updated 2 years ago
• phonon / sar-adc-metastability
  Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"
  ☆11Updated 3 years ago
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆172Updated 4 months ago
• parkerluxu / awesome-Analog-IC-Design-Automation
  awesome-Analog-IC-Design-Automation
  ☆43Updated 2 years ago
• VardhanSuroshi / Memory-Design-And-Testing
  The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso
  ☆51Updated last year
• muzz21 / ai4eda
  A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies
  ☆18Updated 2 years ago
• ucb-art / bag
  BAG framework
  ☆30Updated 11 months ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆196Updated last month
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆44Updated last year
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆82Updated 3 years ago