Alternatives and similar repositories for SDM-DSE:

Users that are interested in SDM-DSE are comparing it to the libraries listed below

• jialinlu / OPAMP-Generator
  ☆27Updated last year
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆122Updated this week
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆63Updated 11 months ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆56Updated this week
• ALIGN-analoglayout / ALIGN-public
  ☆285Updated last week
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• ucb-art / BAG_framework
  ☆147Updated 2 years ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆45Updated 4 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆63Updated last year
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆224Updated 10 months ago
• muhammadaldacher / Analog-Design-of-Dynamic-Comparator
  This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…
  ☆14Updated last year
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated last month
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆69Updated 2 years ago
• ucb-art / bag
  BAG framework
  ☆25Updated 2 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated this week
• SudeepGopavaram / Automating_Analog_Layout_Using_Python_Package_GLayout
  This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…
  ☆12Updated 4 months ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆31Updated 5 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆43Updated last month
• parkerluxu / awesome-Analog-IC-Design-Automation
  awesome-Analog-IC-Design-Automation
  ☆33Updated last year
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆20Updated last year
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆30Updated 3 years ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆148Updated 3 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆41Updated 4 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆36Updated 11 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆124Updated last week
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆46Updated 6 months ago