jialinlu / SDM-DSELinks
☆11Updated last year
Alternatives and similar repositories for SDM-DSE
Users that are interested in SDM-DSE are comparing it to the libraries listed below
Sorting:
- ☆27Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 5 years ago
- ☆44Updated this week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆138Updated this week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆12Updated 7 months ago
- awesome-Analog-IC-Design-Automation☆37Updated 2 years ago
- Read Spectre PSF files☆64Updated last week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- LAYout with Gridded Objects v2☆56Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆56Updated 4 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆89Updated last month
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- ☆44Updated last year
- Machine Generated Analog IC Layout☆236Updated last year
- Artificial Netlist Generator☆39Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated this week
- ☆300Updated 2 months ago
- Gm over Id methodology☆23Updated 2 years ago
- ☆20Updated 2 years ago
- ☆149Updated 2 years ago
- A python3 gm/ID starter kit☆48Updated 9 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆67Updated last year
- BAG framework☆29Updated 5 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week