CarloFable / risc-v-32-cpuView external linksLinks
risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog
☆10Feb 23, 2023Updated 2 years ago
Alternatives and similar repositories for risc-v-32-cpu
Users that are interested in risc-v-32-cpu are comparing it to the libraries listed below
Sorting:
- 单周期CPU设计与实现☆14Dec 30, 2022Updated 3 years ago
- Second coursework & case from Sber Data Science competition. Links to scientific papers to which I will refer will be here.☆13Nov 12, 2021Updated 4 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆42Dec 23, 2020Updated 5 years ago
- 北京理工大学大四小学期计算机组成原理部分☆10Sep 24, 2020Updated 5 years ago
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- ☆10Nov 4, 2022Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- 桌面天气预报(基于Qt5,代码结构清晰并含有详细注释)☆11Jul 29, 2023Updated 2 years ago
- The source code and manually annotated datasets for our paper "Joint Multimodal Sentiment Analysis Based on Information Relevance"☆11Dec 17, 2022Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated 11 months ago
- 中文情感感知计算代码，将中文文本进行多分类，包括传统的字典法、基于bert活transformer的微调以及基于LLM的应用☆11Apr 27, 2023Updated 2 years ago
- 基于个性化推荐的音乐播放系统☆20Jan 7, 2022Updated 4 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- 武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。☆10Mar 14, 2024Updated last year
- A program that can losslessly compress and decompress files using Huffman Encoding☆15Dec 19, 2018Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆21Sep 26, 2025Updated 4 months ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- 个人资料，合肥工业大学宣城校区2019年-2020年第一学期，大三上学期，与课程有关资料，含课件、实验报告、课设报告等☆14Jan 11, 2020Updated 6 years ago
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- ☆15Jul 14, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 6 years ago
- 本项目为一个数据库课程设计——ESI高校管理系统，包括大学信息、大学排名、学科信息、学科排名、论文数据、用户信息的增删改查，通过对上述数据的管理评估高校实力与教学水平☆15Dec 5, 2022Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Jun 20, 2022Updated 3 years ago