A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)
☆11Jan 8, 2021Updated 5 years ago
Alternatives and similar repositories for verilog-LDPC-decoder
Users that are interested in verilog-LDPC-decoder are comparing it to the libraries listed below
Sorting:
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆53Sep 17, 2017Updated 8 years ago
- Low Density Parity Check Decoder☆18Sep 12, 2016Updated 9 years ago
- NMS_decode☆14Jul 17, 2020Updated 5 years ago
- DVB-S2 LDPC Decoder☆29Jul 17, 2014Updated 11 years ago
- GMSK调制和解调matlab代码☆15Apr 22, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.spr…☆11Nov 10, 2014Updated 11 years ago
- ☆12Jul 29, 2016Updated 9 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated 11 months ago
- ☆11Apr 30, 2021Updated 4 years ago
- ☆12Nov 28, 2022Updated 3 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆15Apr 29, 2020Updated 5 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆132Updated this week
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Polar Codes MatLab☆21Aug 3, 2017Updated 8 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- Efabless mpw7 submission☆15May 6, 2024Updated last year