adimitris / verilog-LDPC-decoderLinks
A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)
☆11Updated 5 years ago
Alternatives and similar repositories for verilog-LDPC-decoder
Users that are interested in verilog-LDPC-decoder are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- NMS_decode☆15Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆128Updated last week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆73Updated 2 months ago
- Polar Codes Implementation on Vhdl☆15Updated 9 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- 最小和算法实现