Alternatives and similar repositories for epGB:

Users that are interested in epGB are comparing it to the libraries listed below

• akatsuki105 / gba-docs-ja
  GBAの日本語リファレンスです
  ☆50Updated last week
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 8 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 7 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆22Updated 5 months ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 11 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• k-mrm / NEMU
  Nintendo Entertainment System emulator
  ☆18Updated 4 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆51Updated 3 weeks ago
• azrsh / azcc
  A toy C compiler, developed at seccamp2020.
  ☆21Updated last year
• pgate1 / SNES_on_FPGA
  implemented SNES on an FPGA.
  ☆80Updated 3 months ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 5 years ago
• Alignof / cc_sakura
  a small self-hosting C compiler.
  ☆14Updated last year
• cupnes / sh_gbos
  GameBoy OS made with shell script.
  ☆23Updated last year
• Alignof / carron
  rv32/64imac emulator
  ☆31Updated 7 months ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• akatsuki105 / gb-docs-ja
  WIP: GameBoyの日本語リファレンスです
  ☆44Updated 2 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 3 weeks ago
• onikiri / onikiri2
  ☆39Updated 6 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆103Updated 3 years ago
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆34Updated last year