Alternatives and similar repositories for epGB

Users that are interested in epGB are comparing it to the libraries listed below

• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆26Updated last year
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆27Updated 2 months ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆36Updated 9 months ago
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 6 years ago
• Alignof / carron
  rv32/64imac emulator
  ☆32Updated last year
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated last month
• akatsuki105 / gba-docs-ja
  GBAの日本語リファレンスです
  ☆53Updated 5 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation. (on Milk-V Megrez)
  ☆55Updated 3 weeks ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• k-mrm / NEMU
  Nintendo Entertainment System emulator
  ☆20Updated 5 years ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 7 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 3 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 6 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆39Updated 9 months ago
• shioyadan / advanced-computer-organization
  ☆185Updated last month
• azrsh / azcc
  A toy C compiler, developed at seccamp2020.
  ☆21Updated 2 years ago
• drpnd / advos
  Developing an operating system from scratch (Advent Calendar 2018)
  ☆18Updated 6 years ago
• Drumato / Depth
  The Depth programming language
  ☆26Updated 6 years ago
• pgate1 / SNES_on_FPGA
  implemented SNES on an FPGA.
  ☆88Updated 8 months ago