电子书
☆23Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for ebook
Users that are interested in ebook are comparing it to the libraries listed below
Sorting:
- ☆17Feb 9, 2023Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆10Jul 15, 2021Updated 4 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- CHERI sample C programs☆12Jan 16, 2025Updated last year
- ☆12Sep 12, 2025Updated 5 months ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- Image data augmentation via flipping and rotation.☆11Jan 16, 2019Updated 7 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆10Feb 22, 2021Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 4 months ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- non-local means filter for OpenCV☆13Jul 6, 2013Updated 12 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- UVM and System Verilog Manuals☆49Feb 11, 2019Updated 7 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- 机器视觉算法库☆10Jun 13, 2019Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- 采用python编写的国科大（雁栖湖）深澜校园网登录脚本，以实现命令行登录或者断线重连等，仅提供登录功能☆13Jun 16, 2021Updated 4 years ago