mfilmer / skill

Related projects ⓘ

Alternatives and complementary repositories for skill

• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆116Updated last week
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆53Updated 8 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆76Updated 7 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆51Updated 7 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆51Updated this week
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆33Updated 8 months ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆183Updated 6 months ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆105Updated 8 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆57Updated last year
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆38Updated 3 weeks ago
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆63Updated 3 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆52Updated last month
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆140Updated last week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆49Updated last week
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆39Updated 2 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆41Updated 4 years ago
• sscs-ose / sscs-ose-chipathon.github.io
  ☆69Updated 2 months ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆149Updated 2 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆58Updated 3 weeks ago
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆26Updated 4 years ago
• ucb-art / BAG_framework
  ☆143Updated last year
• abdelazeem201 / Cadence-RTL-to-GDSII-Flow
  In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.
  ☆25Updated 9 months ago
• praharshapm / vsdmixedsignalflow
  This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…
  ☆42Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated last week
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated last week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year