Alternatives and similar repositories for skill:

Users that are interested in skill are comparing it to the libraries listed below

• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆127Updated last week
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆34Updated 2 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆42Updated 3 weeks ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆60Updated last week
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆81Updated last week
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆36Updated last year
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆38Updated 4 years ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆46Updated 4 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 7 months ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆68Updated last year
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆31Updated 3 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• Starrynightzyq / Delta-Sigma-Modulator
  Delta-Sigma modulator (DSM) for fractional phase locked loop.
  ☆27Updated 3 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆54Updated this week
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆156Updated 2 years ago
• AbdelrahmanHassanMuhammed / Analog-IC-Design-Problems
  Solve one design problem each day for a month
  ☆40Updated 2 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆68Updated 9 months ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆135Updated last month
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆11Updated 5 years ago
• ucb-art / bag
  BAG framework
  ☆26Updated 3 months ago
• siddhantladdha / analog_daddy
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆17Updated last year
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• muhammadaldacher / Analog-Design-of-Dynamic-Comparator
  This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…
  ☆14Updated last year
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• UAH-IC-Design-Team / sky130-10-bit-SAR-ADC
  A 10bit SAR ADC in Sky130
  ☆22Updated 2 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆198Updated last month
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated 2 months ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year