bol-edu / caravel-soc_fpga-labLinks
☆18Updated 2 months ago
Alternatives and similar repositories for caravel-soc_fpga-lab
Users that are interested in caravel-soc_fpga-lab are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- ☆43Updated 4 years ago
- ☆65Updated 9 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- ☆34Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆20Updated 2 years ago
- ☆55Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago