☆21Apr 8, 2025Updated 11 months ago
Alternatives and similar repositories for caravel-soc_fpga-lab
Users that are interested in caravel-soc_fpga-lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆57Sep 5, 2023Updated 2 years ago
- ☆30Jul 9, 2023Updated 2 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆23Sep 4, 2025Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆36Jul 29, 2024Updated last year
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Dec 29, 2024Updated last year
- ☆13May 8, 2025Updated 10 months ago
- ☆13May 30, 2024Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Some design examples of Verilog about digital circuits☆30Nov 21, 2020Updated 5 years ago
- An implementation of the CORDIC algorithm in Verilog.☆109Nov 19, 2018Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10Apr 8, 2021Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- ☆27Aug 8, 2024Updated last year
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- Emulating Quantum Circuits on FPGAs☆28Nov 22, 2023Updated 2 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆28Jul 31, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- A Simple RDMA Wheel☆22Mar 31, 2019Updated 6 years ago
- Zynq-7000 DPU TRD☆48Jul 19, 2019Updated 6 years ago
- Simulation of Multi-Path-RDMA algorithm based on ns-3☆21May 12, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- ☆43Apr 6, 2023Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆42Mar 7, 2021Updated 5 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 🧠 Unlock your mind with Memory Palace: Explore AI-guided Memory Palaces to master the Loci method, generate vivid imagery, and enhance r…☆31Oct 30, 2025Updated 5 months ago
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- Nova-based SHA256 benchmarks☆31Jun 7, 2025Updated 9 months ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago