☆21Apr 8, 2025Updated last year
Alternatives and similar repositories for caravel-soc_fpga-lab
Users that are interested in caravel-soc_fpga-lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆57Sep 5, 2023Updated 2 years ago
- ☆30Jul 9, 2023Updated 2 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆36Jul 29, 2024Updated last year