☆22Apr 8, 2025Updated last year
Alternatives and similar repositories for caravel-soc_fpga-lab
Users that are interested in caravel-soc_fpga-lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆59Sep 5, 2023Updated 3 years ago
- ☆29Jul 9, 2023Updated 3 years ago
- ☆16Sep 24, 2023Updated 3 years ago
- ☆11Nov 11, 2025Updated 11 months ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆15Mar 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NPTEL » Introduction to Quantum Computing: Quantum Algorithms and Qiskit☆10Sep 17, 2021Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- npu☆13Sep 5, 2018Updated 8 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Files for the DigiPi project made by Craig Lamparter☆12Jul 22, 2025Updated last year
- ☆11Jan 25, 2023Updated 3 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- ☆12Dec 10, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆13May 30, 2024Updated 2 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- ☆13May 8, 2025Updated last year
- fork from bitbucket.org/hsharma35/dnnweaver.public☆10Sep 24, 2018Updated 8 years ago
- Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing☆10Oct 24, 2024Updated 2 years ago
- An implementation of the CORDIC algorithm in Verilog.☆113Nov 19, 2018Updated 7 years ago
- ☆14Aug 1, 2024Updated 2 years ago
- Some design examples of Verilog about digital circuits☆35Nov 21, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year
- ☆14Jun 4, 2024Updated 2 years ago
- Laboratory workshop for ALINX AX309 development board (with FPGA Spartan 6)☆17Mar 23, 2025Updated last year
- ☆13Aug 15, 2015Updated 11 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆37Nov 26, 2017Updated 8 years ago
- 3D fractal renderer written in TypeScript☆11Nov 18, 2024Updated last year
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated 2 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- A 8_bit_CPU made with FPGA☆14Oct 11, 2026Updated 2 weeks ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆20Jul 17, 2019Updated 7 years ago
- ☆20Mar 21, 2023Updated 3 years ago