☆21Apr 8, 2025Updated 11 months ago
Alternatives and similar repositories for caravel-soc_fpga-lab
Users that are interested in caravel-soc_fpga-lab are comparing it to the libraries listed below
Sorting:
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆56Sep 5, 2023Updated 2 years ago
- ☆30Jul 9, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆42Mar 7, 2021Updated 5 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- Ionospheric tomography for radio astronomy using ray tracing, and radio observation simulation☆10Jul 15, 2018Updated 7 years ago
- An oscilloscope based on stm32H743☆10Jan 3, 2020Updated 6 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- ☆13May 8, 2025Updated 10 months ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Files for the DigiPi project made by Craig Lamparter☆11Jul 22, 2025Updated 7 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Laboratory workshop for ALINX AX309 development board (with FPGA Spartan 6)☆15Mar 23, 2025Updated 11 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Zynq-7000 DPU TRD☆48Jul 19, 2019Updated 6 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆12Aug 1, 2024Updated last year
- Computer Vision, Pose Estimation, Python☆12May 21, 2021Updated 4 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- TV Controller für ein HDMI CEC fähiges Gerät mit dem blaulichSMS Einsatzmonitor☆20Oct 3, 2022Updated 3 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- UVM实战随书源码☆59Jan 22, 2019Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Contains all labs for EECS 251B for spring 2022☆12Mar 31, 2022Updated 3 years ago
- Filelist generator☆20Mar 3, 2026Updated last week
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆10Jun 7, 2022Updated 3 years ago
- ☆13Aug 15, 2015Updated 10 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago