dgist-datalab / trace_generatorLinks
☆10Updated last year
Alternatives and similar repositories for trace_generator
Users that are interested in trace_generator are comparing it to the libraries listed below
Sorting:
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆111Updated 5 years ago
- ☆75Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆35Updated 11 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆113Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- ☆111Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆93Updated 6 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- ☆29Updated 2 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs (USENIX ATC 2024).☆11Updated last year
- Tiered memory management☆84Updated 3 months ago
- OSDI'24 Nomad implementation☆54Updated 4 months ago
- The Artifact Evaluation Version of SOSP Paper #19☆52Updated last year
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆216Updated last year
- ☆40Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- λ-IO: a unified I/O stack for computational storage [FAST'23]☆76Updated 7 months ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆45Updated 3 years ago
- CXL Memory Resource Kit top-level repository☆60Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 10 months ago
- VANS: A validated NVRAM simulator☆26Updated 2 years ago
- This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL☆18Updated last year
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆30Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A Skew-Resistant Index for Processing-in-Memory☆26Updated last year
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆205Updated last week
- ☆15Updated 2 years ago
- ☆17Updated last year