Alternatives and similar repositories for trace_generator:

Users that are interested in trace_generator are comparing it to the libraries listed below

• spypaul / MQSim_CXL
  ☆69Updated last year
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• WangYaohuii / CXL-SSD-Sim
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆19Updated 4 months ago
• Sys-KU / AutoTiering
  [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆44Updated 3 years ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆65Updated last month
• SimpleSSD / SimpleSSD-FullSystem
  Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
  ☆104Updated 5 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆45Updated last year
• Compute-Express-Link / CXLPapers
  ☆96Updated last year
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆76Updated 5 years ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆34Updated 9 months ago
• huaicheng / ssdsim
  ☆23Updated 7 years ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆21Updated last year
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆24Updated last year
• cmuparlay / PIM-tree
  A Skew-Resistant Index for Processing-in-Memory
  ☆25Updated 7 months ago
• platformxlab / G10
  ☆36Updated last year
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆44Updated 5 months ago
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆26Updated 4 months ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆50Updated 2 years ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆49Updated 8 months ago
• SimpleSSD / SimpleSSD
  Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
  ☆51Updated 2 years ago
• darchr / dram-cache-model
  This is where gem5 based DRAM cache models live.
  ☆16Updated 2 years ago
• cosmoss-jigu / memtis
  Tiered memory management
  ☆74Updated 7 months ago
• thustorage / PetPS
  PetPS: Supporting Huge Embedding Models with Tiered Memory
  ☆30Updated 11 months ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 4 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆195Updated 6 months ago
• csl-iisc / GPM-ASPLOS22
  ☆32Updated 10 months ago
• SEAL-UCSB / NVmain
  NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories
  ☆81Updated 5 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago