dgist-datalab / trace_generator
☆10Updated last year
Alternatives and similar repositories for trace_generator:
Users that are interested in trace_generator are comparing it to the libraries listed below
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆94Updated 4 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆11Updated 3 weeks ago
- ☆65Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆45Updated 2 months ago
- ☆23Updated last year
- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)☆43Updated 2 years ago
- ☆89Updated last year
- ☆29Updated 3 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆43Updated 10 months ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆33Updated 2 years ago
- ☆29Updated 5 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆29Updated 6 months ago
- A Cycle-level simulator for M2NDP☆22Updated last month
- ☆22Updated 6 years ago
- CXL Memory Resource Kit top-level repository☆44Updated 2 years ago
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆43Updated 2 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 2 years ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆42Updated 5 months ago
- ☆15Updated last year
- A Skew-Resistant Index for Processing-in-Memory☆25Updated 3 months ago
- ☆11Updated 4 months ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆13Updated 3 years ago
- Clio, ASPLOS'22.☆71Updated 2 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆75Updated 5 years ago
- ☆16Updated 7 months ago
- Simulation infrastructure and validation of Cori☆13Updated 2 years ago
- ☆26Updated 2 years ago