dgist-datalab / trace_generatorLinks
☆10Updated last year
Alternatives and similar repositories for trace_generator
Users that are interested in trace_generator are comparing it to the libraries listed below
Sorting:
- ☆71Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆28Updated 6 months ago
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆105Updated 5 years ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- ☆26Updated 2 years ago
- ☆105Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- ☆36Updated last year
- CXL Memory Resource Kit top-level repository☆55Updated 2 years ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆157Updated last week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated 11 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆11Updated 3 years ago
- ☆15Updated 2 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆75Updated 3 months ago
- ☆26Updated 7 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆44Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- Heterogeneous Memory Software Development Kit☆83Updated 6 months ago
- ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs (USENIX ATC 2024).☆11Updated 7 months ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆200Updated 8 months ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆36Updated 2 years ago
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆21Updated 2 years ago
- ☆13Updated 6 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- VANS: A validated NVRAM simulator☆27Updated last year