dgist-datalab / trace_generator
☆10Updated last year
Alternatives and similar repositories for trace_generator:
Users that are interested in trace_generator are comparing it to the libraries listed below
- ☆68Updated last year
- ☆26Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆104Updated 4 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆61Updated last week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 7 months ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- ☆94Updated last year
- CXL Memory Resource Kit top-level repository☆50Updated 2 years ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆45Updated 3 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆13Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- Clio, ASPLOS'22.☆73Updated 3 years ago
- OSDI'24 Nomad implementation☆44Updated 4 months ago
- ☆13Updated 7 months ago
- Tiered Memory Management: Access Latency is the Key!☆47Updated 2 weeks ago
- ☆11Updated 3 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆148Updated last week
- Scaling Up Memory Disaggregated Applications with SMART☆27Updated 11 months ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- ☆26Updated 2 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆24Updated last year
- VANS: A validated NVRAM simulator☆27Updated last year
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 3 months ago
- ☆15Updated 2 years ago
- Tiered memory management☆74Updated 6 months ago