danielvilas / PySpice-Library

Related projects: ⓘ

• PyLCARS / PySpiceExsamples
  Collection of exsample showing the usage of PySpice and how to move beyond the limts of SPICE with python
  ☆28Updated 6 years ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆63Updated 4 years ago
• ediloren / EM-Workbench-for-FreeCAD
  This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…
  ☆54Updated 5 months ago
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆91Updated last year
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆20Updated 2 weeks ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆13Updated last year
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆13Updated 2 weeks ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆31Updated last year
• thliebig / CSXCAD
  A C++ library to describe geometrical objects and their physical or non-physical properties.
  ☆31Updated 3 months ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆35Updated 9 months ago
• jck / uhdl
  Utilities for MyHDL
  ☆17Updated 9 months ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 10 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆39Updated 7 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆70Updated 5 years ago
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆22Updated 2 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆26Updated 3 years ago
• russdill / pybis
  Python based IBIS parser
  ☆19Updated 2 years ago
• devbisme / pygmyhdl
  MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
  ☆19Updated last year
• niyeradori / QuickSmith-Web
  Web and Mobile version of QuickSmith
  ☆13Updated last month
• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆25Updated 5 months ago
• ashwith / ngspicepy
  A python library for ngspice
  ☆8Updated 2 years ago
• FPGAwars / Platformio-FPGA
  FPGA development in PlatformIO, using the Icestorm opensource toolchain
  ☆21Updated 7 years ago
• KenKundert / rlc_chart
  A library that renders impedance charts that include capacitance and inductance grids.
  ☆13Updated last year
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆56Updated last year
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆21Updated 3 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆15Updated 3 years ago
• mineda-support / ICPS2023_5
  ☆33Updated last month
• LubomirJagos / FreeCAD-OpenEMS-Export
  Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS
  ☆65Updated 8 months ago
• nkrackow / SingularitySurfer-FPGA-Lock-In-Amplifier
  Repository for the development of an FPGA based DSP Lock-In Amplifier
  ☆55Updated last year