RISCuinho / coreLinks
**RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
☆21Updated 2 years ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below
Sorting:
- Learning how to make a RISC-V☆133Updated 4 years ago
- WIP Big FPGA Gameboy☆21Updated 4 years ago
- RISCV implementation in Verilog (RV32I spec)☆16Updated 4 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆26Updated 4 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆94Updated 2 years ago
- Golang RISC-V emulator that can play DOOM☆69Updated 2 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆33Updated 4 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Updated 3 years ago
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 2 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆22Updated 2 years ago
- Material do Livro "Computadores E Videogames"☆15Updated 9 months ago
- Submission template for TT02☆25Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- ☆17Updated 2 months ago
- ☆15Updated 2 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- PION-BR1 Satellite details and information for communication.☆10Updated 3 years ago
- Sipeed Tang Nano Fully Opensource Toolchain Ledblink☆32Updated 4 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆33Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆23Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Nitro USB FPGA core☆87Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago