RISCuinho / core
**RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
☆20Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for core
- RISCV implementation in Verilog (RV32I spec)☆17Updated 3 years ago
- Learning how to make a RISC-V☆131Updated 3 years ago
- WIP Big FPGA Gameboy☆20Updated 3 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆24Updated 4 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆14Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- RISC-V soft core running on Colorlight 5B-74B.☆29Updated 3 years ago
- VGA-compatible text mode functionality☆14Updated 4 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆19Updated 2 years ago
- Golang RISC-V emulator that can play DOOM☆67Updated last year
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Doom classic port to lightweight RISC‑V☆83Updated 2 years ago
- Sipeed Tang Nano Fully Opensource Toolchain Ledblink☆30Updated 3 years ago
- ☆15Updated last year
- PION-BR1 Satellite details and information for communication.☆10Updated 2 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆24Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆16Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆20Updated 3 years ago
- ☆25Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 2 weeks ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 2 years ago
- Nitro USB FPGA core☆83Updated 8 months ago
- Arduino dual core project☆10Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago