Alternatives and similar repositories for python-gdsii:

Users that are interested in python-gdsii are comparing it to the libraries listed below

• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆13Updated 7 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆30Updated 5 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 9 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated last month
• bluecheetah / bag
  BAG framework
  ☆40Updated 5 months ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆58Updated 6 months ago
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆21Updated 3 years ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆19Updated 11 months ago
• ABKGroup / PROBE3.0
  ☆36Updated 9 months ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆117Updated last year
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆27Updated 3 years ago
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆23Updated last year
• zwh42 / KLayout-PyMacros
  Python library for KLayout (https://www.klayout.de/)
  ☆24Updated 4 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• Ravenslofty / librecell
  ☆20Updated 3 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated this week
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆27Updated 4 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆57Updated 2 years ago
• MatBucher / ekv3model
  ☆17Updated 9 months ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆71Updated 8 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated 3 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆55Updated 3 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆71Updated last month
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 6 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated 6 months ago