Alternatives and similar repositories for python-gdsii

Users that are interested in python-gdsii are comparing it to the libraries listed below

• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 6 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 9 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• MatBucher / ekv3model
  ☆19Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆55Updated 2 years ago
• ABKGroup / PROBE3.0
  ☆49Updated last year
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆128Updated 2 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆69Updated 10 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆43Updated 3 weeks ago
• google / bigspicy
  ☆40Updated 2 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 11 months ago
• The-OpenROAD-Project / OpenRCX
  ☆23Updated 5 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆67Updated 6 months ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆44Updated 2 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆36Updated last week
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆26Updated last year
• Coloquinte / PlaceRoute
  VLSI placement and routing tool
  ☆15Updated 3 weeks ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 7 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆59Updated 3 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆32Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆90Updated 2 months ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆55Updated 8 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆66Updated this week
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated 4 months ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆15Updated 2 months ago