eugmes / python-gdsii
GDSII manipulation libaray
☆15Updated 10 months ago
Related projects: ⓘ
- Circuit release of the MAGICAL project☆28Updated 4 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- ☆17Updated 3 years ago
- BAG framework☆41Updated last month
- KLayout technology files for Skywater SKY130☆37Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆50Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆21Updated last year
- Automatic generation of real number models from analog circuits☆36Updated 5 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆16Updated 5 years ago
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- GDS to ASCII Converter☆17Updated 8 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆50Updated 4 years ago
- A C++ VLSI circuit schematic and layout database library☆13Updated 2 months ago
- Open Source Detailed Placement engine☆32Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆56Updated last year
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆48Updated 2 weeks ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆36Updated last year
- Source codes and calibration scripts for clock tree synthesis☆38Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- An analytical VLSI placer☆25Updated 2 years ago
- An open multiple patterning framework☆68Updated 4 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆110Updated last year
- ☆34Updated 5 months ago
- AIB Generator: Analog hardware compiler for AIB PHY☆28Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆52Updated 4 years ago
- ☆20Updated 2 years ago
- Interchange formats for chip design.☆27Updated last month