awai54st / Enabling-Binary-Neural-Network-Training-on-the-EdgeView external linksLinks
☆20Mar 6, 2022Updated 3 years ago
Alternatives and similar repositories for Enabling-Binary-Neural-Network-Training-on-the-Edge
Users that are interested in Enabling-Binary-Neural-Network-Training-on-the-Edge are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 5 months ago
- ☆12Nov 17, 2023Updated 2 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- FireQ: Fast INT4-FP8 Kernel and RoPE-aware Quantization for LLM Inference Acceleration☆20Jun 27, 2025Updated 7 months ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 2 months ago
- ☆22Sep 27, 2022Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Jun 12, 2024Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆29Jul 6, 2025Updated 7 months ago
- ☆31Nov 7, 2024Updated last year
- [ICML 2024] Sparse Model Inversion: Efficient Inversion of Vision Transformers with Less Hallucination☆13Apr 29, 2025Updated 9 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆58Feb 8, 2026Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆25Jun 16, 2025Updated 8 months ago
- Controlled Invariant Sets in Two Moves☆14Dec 21, 2021Updated 4 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- ☆10Apr 24, 2024Updated last year
- Translate a subset of C to Verilog☆11May 8, 2019Updated 6 years ago
- Tool for loading and testing native shaders translated from crosstl☆13Dec 15, 2024Updated last year
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Computer Systems Lab☆11Oct 16, 2025Updated 4 months ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- [CVPR 2025] QuartDepth☆16Mar 24, 2025Updated 10 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- [ICML 2025] MxMoE: Mixed-precision Quantization for MoE with Accuracy and Performance Co-Design☆22Jul 4, 2025Updated 7 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- A parser and AST for Lustre☆12Oct 30, 2024Updated last year
- ☆11Apr 5, 2023Updated 2 years ago
- Netlist and Verilog Haskell Package☆18Nov 21, 2010Updated 15 years ago
- Tools for quantum circuits synthesis, optimization and others.☆21Nov 18, 2025Updated 2 months ago
- Simple terminal interface for chatgpt☆10Dec 6, 2022Updated 3 years ago
- ☆13Jul 14, 2025Updated 7 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago