awai54st / Enabling-Binary-Neural-Network-Training-on-the-Edge
☆15Updated 2 years ago
Alternatives and similar repositories for Enabling-Binary-Neural-Network-Training-on-the-Edge:
Users that are interested in Enabling-Binary-Neural-Network-Training-on-the-Edge are comparing it to the libraries listed below
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆34Updated last year
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- ☆37Updated 6 months ago
- ☆31Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- BNNs (XNOR, BNN and DoReFa) implementation for PyTorch 1.0+☆39Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 9 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆45Updated 11 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆21Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- A Fast DNN Accelerator Design Space Exploration Framework.☆45Updated 2 years ago
- ☆56Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago
- ☆69Updated 4 years ago
- ☆50Updated 4 months ago
- ☆19Updated 3 years ago
- ☆25Updated last month
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆12Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆22Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆118Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago