awai54st / Enabling-Binary-Neural-Network-Training-on-the-EdgeLinks
☆20Updated 3 years ago
Alternatives and similar repositories for Enabling-Binary-Neural-Network-Training-on-the-Edge
Users that are interested in Enabling-Binary-Neural-Network-Training-on-the-Edge are comparing it to the libraries listed below
Sorting:
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- ☆64Updated 5 years ago
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆35Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆22Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 6 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 6 years ago
- Torch2Chip (MLSys, 2024)☆55Updated 9 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆39Updated 2 weeks ago
- ☆35Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 7 months ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- ☆26Updated 3 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago