awai54st / Enabling-Binary-Neural-Network-Training-on-the-EdgeLinks
☆20Updated 3 years ago
Alternatives and similar repositories for Enabling-Binary-Neural-Network-Training-on-the-Edge
Users that are interested in Enabling-Binary-Neural-Network-Training-on-the-Edge are comparing it to the libraries listed below
Sorting:
- ☆61Updated 5 years ago
- ☆22Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- NeuraLUT-Assemble☆43Updated 2 months ago
- ☆72Updated 2 years ago
- ☆42Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆27Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆71Updated 5 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- ☆31Updated 7 months ago
- ☆35Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- ☆38Updated 7 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- ☆35Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆26Updated last year
- ☆25Updated last year