awai54st / Enabling-Binary-Neural-Network-Training-on-the-EdgeLinks
☆20Updated 3 years ago
Alternatives and similar repositories for Enabling-Binary-Neural-Network-Training-on-the-Edge
Users that are interested in Enabling-Binary-Neural-Network-Training-on-the-Edge are comparing it to the libraries listed below
Sorting:
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Updated 2 years ago
- ☆71Updated 5 years ago
- NeuraLUT-Assemble☆47Updated 5 months ago
- ☆65Updated 5 years ago
- ☆32Updated 9 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆22Updated 3 years ago
- ☆35Updated 6 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- ☆35Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆13Updated 2 years ago
- ☆45Updated this week
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆72Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- ☆19Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- ☆26Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago