awai54st / Enabling-Binary-Neural-Network-Training-on-the-EdgeLinks
☆18Updated 3 years ago
Alternatives and similar repositories for Enabling-Binary-Neural-Network-Training-on-the-Edge
Users that are interested in Enabling-Binary-Neural-Network-Training-on-the-Edge are comparing it to the libraries listed below
Sorting:
- ☆23Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- ☆71Updated 5 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆46Updated 5 years ago
- ☆60Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- NeuraLUT-Assemble☆41Updated 3 weeks ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆41Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- ☆28Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆72Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- ☆35Updated 5 years ago
- ☆34Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- ☆25Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆148Updated 3 months ago
- A survey on Hardware Accelerated LLMs☆59Updated 8 months ago
- ☆18Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago