h1kari / hpcoreLinks
Hogge Phase EMFI Detector
☆15Updated 4 years ago
Alternatives and similar repositories for hpcore
Users that are interested in hpcore are comparing it to the libraries listed below
Sorting:
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆45Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- ☆22Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Gateware for USB2Sniffer☆30Updated 4 years ago
- ☆118Updated 3 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 4 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆53Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Updated 10 months ago
- Bluetooth PHY based on one-bit input and output☆240Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆55Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- Prototype phase noise analyzer☆21Updated 5 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆76Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Updated 2 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago