aospan / joker-tv-fpgaLinks
Joker TV (USB) FPGA verilog/vhdl code
☆13Updated 7 years ago
Alternatives and similar repositories for joker-tv-fpga
Users that are interested in joker-tv-fpga are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Small footprint and configurable JESD204B core☆44Updated last month
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆22Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Small footprint and configurable SPI core☆42Updated last week
- LimeSDR XTRX gateware project.☆16Updated 4 months ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Updated 8 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated 9 months ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- ☆14Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆52Updated last year
- SDIO Device Verilog Core☆22Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago