tinylabs / tinylabs-coresLinks
Fusesoc compatible rtl cores
☆15Updated 2 years ago
Alternatives and similar repositories for tinylabs-cores
Users that are interested in tinylabs-cores are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆42Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Nitro USB FPGA core☆86Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆20Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- sample VCD files☆39Updated last month
- VHDL Modules☆24Updated 10 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- ☆42Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated 2 weeks ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago