tinylabs / tinylabs-coresLinks
Fusesoc compatible rtl cores
☆15Updated 2 years ago
Alternatives and similar repositories for tinylabs-cores
Users that are interested in tinylabs-cores are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Wishbone interconnect utilities☆41Updated 8 months ago
- Nitro USB FPGA core☆87Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Verilog wishbone components☆118Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- Wishbone controlled I2C controllers☆53Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- ☆20Updated 3 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- VHDL Modules☆24Updated 10 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated last week
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago