tinylabs / tinylabs-coresLinks
Fusesoc compatible rtl cores
☆15Updated 3 years ago
Alternatives and similar repositories for tinylabs-cores
Users that are interested in tinylabs-cores are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆43Updated 9 months ago
- USB Full Speed PHY☆48Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Nitro USB FPGA core☆85Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Universal Advanced JTAG Debug Interface☆17Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- Extensible FPGA control platform☆61Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆64Updated 6 months ago
- Verilog wishbone components☆123Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago