tinylabs / tinylabs-cores
Fusesoc compatible rtl cores
☆15Updated 2 years ago
Alternatives and similar repositories for tinylabs-cores:
Users that are interested in tinylabs-cores are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- USB Full Speed PHY☆42Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- ☆20Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 7 years ago
- UART models for cocotb☆26Updated 2 years ago
- Spen's Official OpenOCD Mirror☆48Updated 2 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago