tinylabs / tinylabs-coresLinks
Fusesoc compatible rtl cores
☆15Updated 3 years ago
Alternatives and similar repositories for tinylabs-cores
Users that are interested in tinylabs-cores are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Wishbone interconnect utilities☆43Updated 10 months ago
- Nitro USB FPGA core☆85Updated last year
- Wishbone controlled I2C controllers☆55Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆96Updated 5 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Verilog wishbone components☆124Updated last year
- ☆20Updated 3 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- PID controller☆24Updated 11 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆47Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆66Updated 3 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆20Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆38Updated 9 months ago
- sump3 logic analyzer☆31Updated last week
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 5 months ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago